On-line Arithmetic Algorithms
for Efficient Implementation

A dissertation
submitted in partial satisfaction
of the requirements for the degree
Doctor of Philosophy in Computer Science

by

Paul Kang-Guo Tu

1990
The dissertation of Paul Kang-Guo Tu is approved.

______________________________
Kirby A. Baker

______________________________
Han K. Huang

______________________________
David Rennels

______________________________
Tomás Lang

______________________________
Miloš D. Ercegovac, Committee Chair

University of California, Los Angeles

1990
To Tanping and my parents
# Table of Contents

1 Introduction
   1.1 Motivations and objectives ........................................... 1
   1.2 Overview of on-line arithmetic ....................................... 3
   1.3 Normalization of floating-point numbers ............................. 5
   1.4 Review of related works .............................................. 7
   1.5 Outline of the dissertation .......................................... 9

2 Theoretical background of on-line arithmetic algorithms ............. 11
   2.1 The general approach for the derivation of on-line algorithms .. 13
   2.2 Timing of on-line computations ..................................... 22
   2.3 General structure of on-line algorithms ............................ 24
       2.3.1 Operand processing ........................................... 26
       2.3.2 The on-line recurrence evaluation ............................. 27
       2.3.3 The digit selection function ................................ 28
   2.4 System parameters .................................................. 28
   2.5 On-line algorithms for sequences of arithmetic operations ....... 29
   2.6 Radix-$r$ on-line algorithms for the basic arithmetic operations .. 31
       2.6.1 On-line floating-point addition algorithm .................... 31
       2.6.2 On-line floating-point multiplication algorithm ............ 34
       2.6.3 On-line floating-point division algorithm .................... 38
       2.6.4 On-line floating-point square root algorithm ............... 44
       2.6.5 Remarks ..................................................... 47

3 On-line algorithms for sequences of arithmetic operations .......... 51
   3.1 Exponent calculation of on-line algorithms ........................ 54
3.2 Considerations for the on-line recurrence expression .................................................. 55
3.3 Generalization of the output digit selection ................................................................. 59
3.4 Development of multi-operation on-line algorithms .................................................... 61
3.5 Development of composite on-line algorithms ........................................................... 65

4 Gate array implementation of on-line algorithms ......................................................... 67
   4.1 Organization of an on-line arithmetic unit .............................................................. 68
   4.2 Design of functional components ............................................................................. 69
      4.2.1 Data accumulation and conversion unit ......................................................... 69
      4.2.2 Fraction by digit multiplier ............................................................................. 70
      4.2.3 Multiple input adder ....................................................................................... 73
      4.2.4 Carry assimilation adder ................................................................................ 73
      4.2.5 Variable delay component .............................................................................. 73
      4.2.6 Parallel adder .................................................................................................. 74
   4.3 Design of radix-2 floating-point on-line division unit .............................................. 74
      4.3.1 The radix-2 on-line division algorithm ......................................................... 74
      4.3.2 Functional components of on-line division ................................................... 78
      4.3.3 Binary level algorithms .................................................................................. 79
      4.3.4 Pipelining ....................................................................................................... 82
      4.3.5 Organization and design of on-line division unit ........................................... 84
      4.3.6 Design characteristics .................................................................................... 84
   4.4 Design of radix-2 floating-point on-line addition unit ............................................ 91
      4.4.1 The radix-2 on-line addition algorithm ......................................................... 91
      4.4.2 Functional components of on-line addition ................................................... 94
      4.4.3 Binary level algorithms .................................................................................. 94
      4.4.4 Design of the on-line addition unit .................................................................. 96
   4.5 Design of radix-2 floating-point on-line multiplication unit .................................. 98
      4.5.1 The radix-2 multiplication algorithm .............................................................. 98
      4.5.2 Design of on-line multiplication unit ............................................................. 102
   4.6 Design of radix-2 floating-point on-line square root unit ...................................... 106
      4.6.1 The radix-2 square root algorithm ................................................................. 106
      4.6.2 Design of on-line square root unit .................................................................. 107
List of Figures

1.1 Execution of an on-line algorithm ........................................ 4
1.2 Timing of conventional and on-line arithmetic for sequence of operations ........................................ 5

2.1 On-line delay ................................................................. 14
2.2 Relative positions of selection intervals ................................. 18
2.3 Comparison points of the digit selection function ................. 18

2.4 Computing $w = \sqrt{\frac{x+y}{z}}$ ........................................... 24
2.5 Functional components of an on-line algorithm ...................... 25
2.6 Composite on-line algorithm ............................................. 30
2.7 On-line square root computation: first approach .................... 48
2.8 On-line square root computation: second approach ............... 49

3.1 Network of on-line algorithms approach for $z = \sqrt{x^2 + y^2}$ .... 52
3.2 Computing $z = \sqrt{x^2 + y^2}$ as a multi-operation on-line algorithm 52
3.3 Exponent calculation: Case 1 ........................................... 54
3.4 Exponent calculation: Case 2 ........................................... 55
3.5 Exponent calculation: Case 3 ........................................... 55

4.1 Modular structure of an on-line arithmetic unit ...................... 68
4.2 Control scheme for the next digit loading position ................. 69
4.3 Radix-2 on-the-fly conversion bitslice .................................... 72
4.4 Variable delay unit ....................................................... 75
4.5 Functional components for on-line division ......................... 78
4.6 Structure of 4-to-2 adder ................................................ 81
4.7 Quotient digit selection .................................................. 81
4.8 Pipeline scheme for on-line division ................................... 83
4.9 Timing for on-line division mantissa computation ............ 83
4.10 Module M1 of on-line division .................................. 85
4.11 Division exponent unit ............................................. 86
4.12 Bit-slice for on-line division ..................................... 87
4.13 Implementation of $x$ logic .......................................... 88
4.14 Implementation of $y$ logic .......................................... 88
4.15 Quotient digit selection ............................................... 89
4.16 Dependency graph for on-line division step ....................... 91
4.17 Timing of on-line division .......................................... 92
4.18 Functional components of on-line addition ....................... 95
4.19 Implementation of on-line recurrence .............................. 96
4.20 Design of on-line addition unit .................................... 97
4.21 Design of digit selection function of on-line addition .......... 99
4.22 Data dependencies of on-line addition ............................ 100
4.23 Component delays of on-line addition ............................. 100
4.24 Functional components of on-line multiplication ............... 102
4.25 Module M1 of on-line multiplication .............................. 103
4.26 Bit-slice for on-line multiplication ............................... 104
4.27 Data dependencies of on-line multiplication ..................... 105
4.28 Component delays of on-line multiplication ..................... 106
4.29 Block diagram of on-line square root unit ....................... 108
4.30 Module M1 of on-line square root unit ............................ 109
4.31 Bit-slice of square root unit ....................................... 110
4.32 Digit selection design for square root unit ..................... 112
4.33 Data conversion for on-line square root operation ............. 113

5.1 Mapping a matrix onto a processor array ($n = 8$) ............. 116
5.2 Computation graph for algorithm FHSVD ......................... 119
5.3 Computation graph for rotation calculation ...................... 120
5.4 Systolic array for the SVD by Brent, Luk and van Loan ($n = 8$) .. 121
5.5 Block diagram of a main diagonal processor ..................... 122
5.6 Block diagram of an off-diagonal processor ..................... 122
5.7 On-line scheme for algorithm FHSVD ............................. 124
5.8 On-line scheme for rotation of a diagonal processor ........... 125
List of Tables

2.1 Classes of on-line algorithms ........................................ 12
2.2 Parameter values for on-line addition ................................. 34
2.3 Number of CSA levels needed for multiplication (K=1) .......... 37
2.4 Parameter values for on-line multiplication .......................... 39
2.5 Parameter values for $r^{-2} \leq |D| < 1$ ............................... 42
2.6 Parameter values for $r^{-1} \leq |D| < 1$ ............................... 43
2.7 Number of CSA levels needed for square root ($K = 1$) .......... 48
2.8 Parameter values for $p = 0$ ............................................. 49
2.9 Parameter values for $p = 2$ ............................................. 49
3.1 Parameter values for $p = 2$ and $Z \in [r^{-3}, \sqrt{2}r^{-1})$ .......... 64
3.2 Parameter values for the network approach ........................... 65
3.3 Parameter values for $XY + WV$ ($r=4$) ............................. 66
4.1 Conversion transition table .............................................. 70
4.2 Gate count of module $M_1$ of on-line division ....................... 90
4.3 Gate count of bit-slice of on-line division ......................... 90
4.4 Gate count of on-line multiplication design ....................... 105
4.5 Gate count of on-line square root unit design ...................... 111
5.1 Processor cost of on-line SVD ....................................... 125
5.2 Critical path operations for the SVD ................................ 127
5.3 On-line delay and step-time for radix-2 on-line units ............. 128
5.4 Multiplexers for arithmetic units (Case 1) .......................... 132
5.5 Multiplexers for arithmetic units (Case 2) .......................... 133
5.6 Performance and cost ratio against on-line scheme for $n = 8$ and
$S = 10$ ........................................................................... 136
D.1 Conventional addition unit design data .......................... 165
D.2 Cycle times for various CSA levels ............................. 167
D.3 Conventional multiplication unit design data .................. 167
D.4 Truth table for the generation logic of $c'[i]$ and $a'[i]$ ........ 170
D.5 Cost of radix-4 on-the-fly conversion digit slice ............... 171
D.6 Conventional division unit design data .......................... 172
D.7 Cost and delay of functional components ....................... 173
D.8 Cost and delay of LSI library components ...................... 174
List of Symbols

\(x, y, z, \ldots\) floating-point numbers

\(X, Y, Z, \ldots\) fixed-point numbers, mantissa of floating-point numbers

\(e_x\) exponent of \(x\)

\(x_j\) \(j^{th}\) most significant digit of \(X\) in on-line form

\(X[j]\) value of \(X\) after \(j^{th}\) iteration

\(\hat{X}[i]\) low precision estimate of \(X[i]\)

\(X[i] + X[i - 1]\) low precision estimate of \(X[i] + X[i - 1]\)

\(x^{(i)}_j\) the \(i^{th}\) bit of \(x_j\)

\(X_i\) the \(i^{th}\) most significant digit of \(X\)

\(m\) precision of a computation

\(r = 2^k\) radix of a computation

\(A\) result of the recurrence expression evaluation

\(I\) comparison point of digit selection function

\(K\) redundancy factor of a number system

\(L\) lower bound of a selection interval

\(P\) partial residual function

\(R\) scaled partial residual function

\(U\) upper bound of a selection interval

\(\alpha\) smallest value of a digit set
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\beta$</td>
<td>largest value of a digit set</td>
</tr>
<tr>
<td>$\delta$</td>
<td>on-line delay</td>
</tr>
<tr>
<td>$\epsilon$</td>
<td>computation error</td>
</tr>
<tr>
<td>$\varepsilon$</td>
<td>scaled error bound</td>
</tr>
<tr>
<td>$\eta, \xi, \mu, \nu$</td>
<td>truncation error</td>
</tr>
<tr>
<td>$\lambda$</td>
<td>number of input terms to the adder</td>
</tr>
<tr>
<td>$\rho$</td>
<td>largest digit value of a symmetric digit set</td>
</tr>
<tr>
<td>$\phi_X$</td>
<td>number of integer bits of $X$</td>
</tr>
<tr>
<td>$\psi_X$</td>
<td>number of fractional bits of $X$</td>
</tr>
<tr>
<td>$\sigma_X$</td>
<td>total number of bits of $X$</td>
</tr>
<tr>
<td>$\Delta$</td>
<td>total on-line delay of a computation</td>
</tr>
<tr>
<td>$\Omega$</td>
<td>overlap between selection intervals</td>
</tr>
<tr>
<td>$A, B, C$</td>
<td>arithmetic expressions</td>
</tr>
<tr>
<td>$\mathcal{D}$</td>
<td>digit set</td>
</tr>
<tr>
<td>$\mathcal{F}$</td>
<td>arithmetic computation</td>
</tr>
<tr>
<td>$\mathcal{G}$</td>
<td>transformation function</td>
</tr>
<tr>
<td>$S$</td>
<td>digit selection function</td>
</tr>
</tbody>
</table>
ACKNOWLEDGMENTS

I am grateful to my advisor, Professor Miloš D. Ercegovac, for without his guidance, inspiration and support this work would not have been completed. Special thanks to Professor Tomás Lang for his interest and many enlightening discussions. I would like to thank members of my committee, Professors David Rennels, Han K. Huang, and Kirby A. Baker for their participation and comments.

Many people have been helpful throughout the course of this study. In particular, I would like to thank Marc Tremblay, Shih-Lien Lu, Dorab Patel, Tanwei Chung, Bob Tisdale, Leon Alkalaj, Pak Chan, Dan Greening, Jeong-A Lee, Jaime Moreno, T.M. Ravi, Frank Schaffa, Martine Schlag, Miquel Huguet, Raffi Dionysian, John Fernando, John Harding and James Liu for the numerous discussions and their friendship. I would also like to express my appreciation to Verra Morgan and Doris Sublette who have been of great help in many ways that made my life as a graduate student more enjoyable.

This research has been supported in part by the NSF Grant No. MIP-8813340 Composite Operations Using On-Line Arithmetic for Application-Specific Parallel Architectures: Algorithms, Design, and Experimental Studies and by the Office of Naval Research Contract N00014-85-K-0159 On-Line Arithmetic Algorithms and Structures for VLSI.
Vita

1976 Diploma in Mechanical Engineering
Wuhan Institute of Iron and Steel Technology, Wuhan, China

1981 M. S. in Computer Sciences
University of Wisconsin, Madison

Publications

Paul K.-G. Tu and Miloš D. Ercegovac, “A Radix-4 On-line Division Algorithm”,

Paul K.-G. Tu and Miloš D. Ercegovac, “Design of On-Line Division Unit”, In
ABSTRACT OF THE DISSERTATION

On-line Arithmetic Algorithms
for Efficient Implementation

by

Paul Kang-Guo Tu
Doctor of Philosophy in Computer Science
University of California, Los Angeles, 1990
Professor Miloš D. Ercegovac, Chair

On-line arithmetic algorithms introduce parallelism between sequential operations by overlapping these operations in a digit-pipelined fashion. They can reduce the computation time of long sequences of arithmetic operations. Thus on-line arithmetic complements other approaches such as parallel processing and pipelining which exploit parallelism at the numerical algorithms level.

The implementation characteristics of on-line arithmetic algorithms and their applications are investigated. First the model of on-line computation is defined, and a systematic and unified derivation of on-line algorithms is given. Parameters that affect the implementation efficiency of an on-line computation are identified and discussed. Gate array implementation of on-line arithmetic units are presented with estimations of the cost and performance. A case study is conducted and the on-line approach is compared with conventional schemes. The study shows that on-line arithmetic is effective and feasible in the implementation of numerical computations where the critical path contains long sequences of arithmetic operations.
Chapter 1

Introduction

1.1 Motivations and objectives

Advances in very large scale integration (VLSI) have resulted in increased density and reduced cost. Gate array and standard cell technologies have provided means of low cost and short turn around time of designing semi-custom digital devices. New packaging techniques further allow integrated circuits to be interconnected with short delays. On the other hand, developments in many application areas, such as real time signal processing, have resulted in new algorithms with ever increasing demands for computing speed and capacity.

One of the approaches to take advantage of the VLSI technology is the design of special-purpose digital systems as a low cost alternative to supercomputers for many important numerical computations. Special-purpose systems have the advantage of being application oriented so that their design closely matches the specific computations they are designed for to achieve high performance.

VLSI system design has some limitations that make it quite different from previous design methods. Circuits have to be designed such that they can be laid out densely and efficiently, and with minimum effort. As the complexity of the circuit on a single chip grows and the sizes of circuit elements decrease, the verification of the circuit becomes more and more difficult. The increased complexity of the circuits and the limited physical access to them make testing of VLSI circuit very hard. Communication becomes expensive since wires take up the majority of the area of a chip. The amount of circuit that can be put onto a single chip is also limited by the physical size of a chip due to the limited number of input/output pins available.

Extensive research has shown that to take advantage of the technology, the
following properties are desired in VLSI design[1, 2].

- It should be implemented by only a few different types of simple cells.
- It should have simple and regular data and control paths so that the cells can be connected by a network with local and regular interconnections. The interconnection requirement should be minimum to reduce the wiring area.
- It should use pipelining and parallelism. In this way, a large number of cells are active at one time so that the overall computational rate of the simple cells is high.
- For a design to be cost effective, the structure of the design should be modular and extensible, and be general such that a class of algorithms can be realized with minimal modification.
- An effective implementation should have a small pin/logic ratio.

The design of a special-purpose digital system can be viewed as a two level process. At the first level, the system may consists of many processing elements, including arithmetic processors, memory devices, I/O devices, control units, and communication and switching networks. These processing elements may be interconnected as a systolic array, a ring, or some other topology depending on the specific computation being realized. At the second level, each processing element has to be designed in such a way that the functions of that processing element are implemented efficiently.

Arithmetic algorithms are an integral part in the implementation of a numerical computation. After all the high level algorithms and architecture have been decided, each individual component has to perform certain arithmetic operations. The design and implementation of these arithmetic algorithms directly affects the overall performance of the system. It is important for arithmetic algorithms to not only be numerically correct, but also have efficient and fast VLSI implementations. Assuming that in the implementation of a computation, due consideration regarding the VLSI design requirements such as modularity and regularity in interconnection has been taken at the higher level algorithm design, we are interested in the implementation issues at the arithmetic operations level.

In implementing numerical computations, it is often desirable to explore maximum parallelism to meet real-time application requirements. The common techniques for exploring parallelism at the algorithm level are parallel computation and pipelining. Parallel processing utilizes multiple processing units to speed up the
computation when there is inherent parallelism in the numerical algorithm, while pipelining effectively increases the throughput for vector processing and multi-instances computation. Both methods require the existence of certain data dependencies between the operations that are to be performed in parallel. These techniques are not effective when strong data dependencies exist between consecutive operations, as is the case when a number of operations are to be performed on a single set of data in sequence. Effective use of parallelism and pipelining also requires data structures that allow access to their elements without conflict.

On-line arithmetic complements the parallel processing and pipelining techniques by introducing parallelism at the arithmetic operations level. By overlapping sequential operations at the digit level, it can reduce the time for computing long sequences of arithmetic operations. Interconnection requirements are also reduced because the operands and results are transmitted digit serially.

In this dissertation, we investigate the feasibility of implementing numerical computations with on-line arithmetic algorithms.

1.2 Overview of on-line arithmetic

On-line arithmetic algorithms\cite{3, 4, 5} perform arithmetic operations in digit-serial fashion. Generally, the operands of an operation become available one digit at a time, with the most significant digit first. After a small number of input digits has arrived, the most significant digit of the result is computed, and thereafter one more digit of the result is computed in each step.

The on-line delay $\delta$ of an on-line computation is defined as the number of digits per operand accumulated when the first digit of the result is calculated.

\[
\begin{array}{cccccc}
\text{input} & x_1 & x_2 & x_3 & x_4 & \cdots \\
\text{output} & y_1 & y_2 & y_3 & y_4 & \cdots \\
\delta & z_1 & z_2 & \cdots
\end{array}
\]

To calculate the $j$th digit of the output, $j + \delta - 1$ digits of each of the operands are needed. For the on-line algorithms for the basic arithmetic operations, $\delta$ is normally a small integer\cite{6, 7, 8, 9}.

A fractional number $X$ is expressed in on-line form as

\[
X[j] \equiv X[j - 1] + x_{j+\delta-1}r^{-j-\delta+1}
\]
Figure 1.1: Execution of an on-line algorithm

where $x_i$ denotes the $i$th digit of $X$, and usually its value is drawn from the symmetrical digit set

$$x_i \in D_p = \{-\rho, \cdots, 0, \cdots, \rho\}, \quad \frac{r}{2} \leq \rho \leq r - 1$$

The redundancy factor $K$ of the digit set $D_p$ is defined as

$$K \equiv \frac{\rho}{r - 1}$$

The initial value of $X$ is

$$X[0] = \sum_{i=1}^{\delta-1} x_i r^{-i}$$

Each step of an on-line algorithm consists of evaluating a recurrence expression and generating the next output digit by executing a digit selection function based on the result of the recurrence evaluation, as is shown in Figure 1.1. Assume that an on-line algorithm has two operands $X$ and $Y$, and computes result $Z$. The recurrence expression is of the form

$$A[j] \leftarrow f(A[j - 1], X[j - 1], x_{j+\delta-1}, Y[j - 1], y_{j+\delta-1}, z_{j-1})$$

For example, the on-line recurrence expression for multiplication is[6]

$$A[j] \leftarrow r(A[j - 1] - z_{j-1}) + x_{j+\delta-1} Y[j - 1] + y_{j+\delta-1} X[j] \quad (1.1)$$

On-line arithmetic algorithms have the following properties.

1. Parallelism is achieved by overlapping arithmetic operations at the digit level, as is shown in Figure 1.2. A short delay after the first digits of the operands have arrived, the first digit of the result becomes available for the following operations. The execution of the operations which use as input the result of previous operations does not have to wait for the previous ones to finish. Hence on-line arithmetic effectively overlaps arithmetic operations with strong data dependencies.
2. Since data flow through arithmetic units digit-serially, communication lines are needed for only one digit for each operand and the interconnection requirements are greatly reduced. This not only reduces the wiring area in the circuit, it also makes routing easier, and makes on-line arithmetic very attractive for VLSI implementation.

3. Since on-line algorithms compute output digits based on partial input only, redundancy in the number representation of the output is necessary. Generally, the signed-digit number representation is used, and in order for the result of one on-line computation to be used as the input of another on-line computation, it is usually assumed that the input also has the same redundant number representation system.

1.3 Normalization of floating-point numbers

A floating-point number

\[ x = X r^{-e} \]

is said to be normalized if

\[ \frac{1}{r} \leq X < 1 \]

When \( X \) is represented in conventional non-redundant form, it is normalized when its most significant digit (MSD) is non-zero. When \( X \) is in a redundant form, such
as signed-digit representation, it is possible that \( X \) is not normalized even though its MSD is not zero. For example,

\[
0.1\overline{99999} = 0.00001
\]

where \( \overline{9} = -9 \).

From the definitions given in [5], a fractional number \( X \) is said to be

1. **normalized** if
   \[
   r^{-1} \leq |X| < 1
   \]

2. **quasi-normalized** if
   \[
   r^{-2} \leq |X| < 1
   \]

3. **pseudo-normalized** if
   \[
   r^{-k} \leq |X| < 1, \quad 3 \leq k \leq m
   \]

   where \( m \) is the precision of \( X \).

The result of an on-line computation may be under-normalized due to the following reasons,

1. The range of an output as determined by the on-line algorithm allows it to be under-normalized.

2. Digit cancellation of the addition/subtraction operation.

When the number representation is not maximally redundant, a number is always quasi-normalized if its MSD is non-zero. In this case, the result of an on-line computation can be quasi-normalized in the same way a conventional non-redundant number is normalized, by removing the leading zeros and adjusting the exponent until the first non-zero mantissa digit is found.

With a maximally redundant number representation, it is not trivial to guarantee that a number is normalized without examining possibly all digits of the number. In this case, a number can be quasi-normalized by the following procedure that examines the 2 most significant digits of the mantissa.

1. Remove leading zeros by left shifting the mantissa and properly adjusting the exponent.
2. If the values of the 2 most significant digits are $1.\overline{x}$, where $x \in \{1, \cdots , r\}$, they are replaced by $0(r - x)$, where the leading zero is removed by left shifting and the procedure is repeated.

3. If values of the 2 most significant digits are $\overline{1}x$, where $x \in \{1, \cdots , r\}$, they are replaced by $0(r - x)$, where the leading zero is removed by left shifting and the procedure is repeated.

4. If the most significant digit is not zero and the tests in (2) and (3) all fail, the result is quasi-normalized and the digits are output.

This procedure may require a maximum on-line delay of $m$ cycles, where $m$ is the precision of the number. It can be implemented as a separate function following the digit selection of an on-line operation, or be combined with the selection function itself.

In this dissertation, we assume that the operands of an on-line algorithm have non-zero most significant digits and are quasi-normalized. We do not include the normalization problem in the discussions of the derivation and implementation of on-line algorithms. In the discussion of application of on-line arithmetic algorithms to numerical computations in Chapter 5, we assume that the output of each on-line operation is also quasi-normalized. This is achieved by incorporating post-normalization step into the on-line algorithms for addition, multiplication and division operations. The on-line result of square root operation is always quasi-normalized. The performance and cost figures are adjusted to include the quasi-normalization of the results of on-line operations.

1.4 Review of related works


7

Other types of digit-serial algorithms have been proposed in the literature. Irwin and Owens[4] presented algorithms based on the signed-digit addition algorithm.

Owens[22] described on-line algorithms based on the continued sums/products algorithms by DeLugish[23]. The algorithms consist of two types of recurrence equations. One type of recurrence computes approximations to the additive or multiplicative inverse of the input variables. The second type of recurrence uses these inverse approximations to generate the output, and are not directly dependent on the inputs. In these algorithms, the computation of the output digits of the desired function is separated from the input variables. It is claimed that these algorithms have the advantage of smaller on-line delay and smaller comparison tables for the digit selection function. But the recurrence equation for the computation of the multiplicative inverse involves variable shift addition, which is difficult to implement. As a result, the on-line delay may be small, but the digit-step time is large.

Denyer and Renshaw[24] presented VLSI design methodology using the bit-serial strategy. Their approach assumes bit-serial transmission of data, with the least-significant-bit(LSB) first. The primitive operators were ADD, MULTIPLY and DELAY. When operations such as division is encountered, the data is transformed into either bit-parallel or most-significant-bit(MSB) first format. If in a computation, division operations occur relatively frequent and are interleaved with other operations such as addition and multiplication, the data format transformation will result in severe time penalty. The application of this class of designs is thus limited to computations consisting mostly of addition and multiplication. In on-line arithmetic, the data transmission format is unified for all arithmetic operations, and the mixture of operations involved in a computation imposes no time penalty.
1.5 Outline of the dissertation

Chapter 2 begins with a formal treatment of the general derivation of on-line algorithms with considerations for implementation efficiency. It then discusses the timing and structure of on-line algorithms. Parameterized algorithms for the basic arithmetic operations are presented. Chapter 3 further generalizes the discussion of Chapter 2 and discusses how to improve the on-line computations of sequences of arithmetic operations. In Chapter 4, the implementation of on-line algorithms are discussed. Gate array designs of on-line algorithms for the basic arithmetic operations are described. Application of on-line arithmetic to the singular value decomposition computation is studied in Chapter 5. The design complexity and performance are compared between the on-line approach and conventional approaches. Chapter 6 is a summary with some suggestions for future research.
Chapter 2

Theoretical background of on-line arithmetic algorithms

Comparing to conventional arithmetic, on-line arithmetic algorithms have two distinct features. The first is that in on-line arithmetic output digits are computed before complete inputs are received. The second is that in on-line arithmetic the results are computed from left to right in all operations, unlike in conventional arithmetic. An on-line algorithm accomplishes these goals by utilizing redundancy in the number representation of the result, and keeping an internal state that reflects input digits received and output digits that have been generated. During each iteration, which we refer to as a step, internal computations are performed to update this internal state and calculate the next output digit. From the standpoint of the application of on-line arithmetic, it is most important that the internal computations and the output digit calculation have efficient implementations and short step times. Fortunately, the internal computations of on-line algorithms consist of only simple operations such as short precision addition/subtraction, totally parallel addition, shifting, and multiplying by a single digit. On the other hand, the need for redundancy increases the implementation complexity.

On-line arithmetic effectively overlaps sequential computations at the digit level. It is suited for applications where long sequences of arithmetic operations are performed. In such applications, the throughput of the overall computation is decided by the on-line unit that requires the longest step time, very similar to the situation in a pipelined computation. Consequently, the criteria for efficient implementation of on-line algorithms is to minimize the step time of the computation. The hardware complexity of an on-line unit, on the other hand, will only effect the area used by the particular on-line operation, and there will be no other effects on the overall computation as long as the step time is not increased.
We refer to addition, subtraction, multiplication, division and square root as the basic arithmetic operations. On-line algorithms can be classified according to the number of basic arithmetic operations an on-line algorithm realizes and how they interface with each other.

1. An on-line algorithm that realizes a single basic arithmetic operation is referred to as a single-operation on-line algorithm.

2. An on-line algorithm that realizes more than one basic arithmetic operation is referred to as a multi-operation on-line algorithm.

3. Generally, an on-line algorithm uses the same number representation for its input and output, such that the output of one on-line algorithm can be used directly as input of another. If an on-line computation consists of multiple on-line algorithms, and the on-line algorithms are interconnected through standard input/output interfaces, then the on-line computation is referred to as a network of on-line algorithms.

4. When multiple on-line algorithms are interconnected to realize a fixed sequence of operations, it is often possible to integrate these algorithms as a group and design special interfaces that utilize the knowledge of the structure of the computation to achieve better overall design. Such on-line algorithms are referred to as composite on-line algorithms.

Table 2.1 is a summary of different classes of on-line algorithms.

<table>
<thead>
<tr>
<th>Class</th>
<th>number of basic arithmetic operations</th>
<th>number of on-line algorithms</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-operation on-line algorithm</td>
<td>single</td>
<td>single</td>
</tr>
<tr>
<td>Multi-operation on-line algorithm</td>
<td>multiple</td>
<td>single</td>
</tr>
<tr>
<td>Network of on-line algorithm</td>
<td>multiple</td>
<td>multiple</td>
</tr>
<tr>
<td>Composite on-line algorithm</td>
<td>multiple</td>
<td>multiple (integrated)</td>
</tr>
</tbody>
</table>

Table 2.1: Classes of on-line algorithms

Single-operation on-line algorithms have been discussed in [6, 25, 11, 26, 8, 27, 22, 18, 7, 13, 14, 12, 28]. Applications of on-line algorithms in more complex
computations and composite algorithms are discussed in [29, 19]. A systematic method for deriving on-line algorithms was presented in [21]. Most of these works emphasize the numerical correctness of the algorithms, not their hardware implementations.

In Section 2.1, we define the model of on-line computation and derive the general form of on-line algorithms. We also discuss mathematical conditions for the derivation of on-line algorithms. In Section 2.2 the timing characteristics of on-line computations are discussed. Section 2.3 and 2.4 describe the general structure and functional components of on-line algorithms, and parameters that affect their timing and complexity. In Section 2.5 we discuss multi-operation and composite on-line algorithms. Then in Section 2.6 we discuss on-line algorithms for the basic arithmetic operations.

2.1 The general approach for the derivation of on-line algorithms

We assume arithmetic computations with two operands. The extension of the results to computations with fewer or more operands is straightforward.

Consider an arithmetic computation

\[ Z = \mathcal{F}(X, Y) \tag{2.1} \]

where \( X, Y, Z \) represent fixed-point fractional numbers. In on-line arithmetic, the operands become available digit serially, with the most significant digit first. The output is computed digit by digit, with the most significant digit first, based on incomplete inputs. Consequently, the output digits must take values from a redundant digit set. Usually the operands and the result are in a redundant number representation, where each digit is assumed to belong to a symmetric digit set \( D_\rho \) defined as

\[ D_\rho \equiv \{-\rho, -\rho + 1, \cdots, 0, \cdots, \rho\} \]

where \( \rho \) is the maximum absolute value for a single digit. In Chapter 3 the use of arbitrary redundant digit sets is discussed. The redundancy factor of \( D_\rho \) of radix \( r \) is defined as

\[ K \equiv \frac{\rho}{r - 1} \]

An important parameter of an on-line computation is the on-line delay.
Definition 2.1 (On-line delay\footnote{This definition is slightly different than that given in previous works, such that the calculation of on-line delay for a sequence of on-line operations is simpler.}) The on-line delay of an on-line computation, denoted by $\delta$, is the number of digits per operand that is accumulated when the first digit of the result is computed. In other words, $j + \delta - 1$ digits per operand are required to compute $j$ digits of the output.

Figure 2.1 illustrates the on-line delay. The operands and the result of an on-line computation are represented in on-line form as

$$X[j] = \sum_{i=1}^{j+\delta-1} x_i r^{-i} = \text{append}(X[j-1], x_{j+\delta-1}), \quad x_{j+\delta-1} \in D_p$$

$$Y[j] = \sum_{i=1}^{j+\delta-1} y_i r^{-i} = \text{append}(Y[j-1], y_{j+\delta-1}), \quad y_{j+\delta-1} \in D_p$$

$$Z[j] = \sum_{i=1}^{j} z_i r^{-i} = \text{append}(Z[j-1], z_{j}), \quad z_{j} \in D_p$$

After all input digits have been exhausted, zeros are supplied as input when needed.

Definition 2.2 (Model of on-line computation) The computation \eqref{eq:2.1} is realized in on-line arithmetic as

$$Z[j] = \mathcal{F}(X[j], Y[j]) + \epsilon_j r^{-j}$$

where $j$ is the step index and $\epsilon_j$ is bounded as

$$|\epsilon_j| < 1$$

Under this definition, after $j + \delta - 1$ steps, $j$ digits of the result are available with an error bound of $\pm r^{-j}$. If $m$ is the precision of the computation, then after step
\[ m + \delta - 1, \text{ since } X[m] = X \text{ and } Y[m] = Y, \]
\[ |Z[m] - \mathcal{F}(X,Y)| < r^{-m} \]
and \( Z[m] \) is the correct result of \( \mathcal{F}(X,Y) \) with \( m \) digits of precision.

**Definition 2.3 (Partial residual function)** The partial residual function for the on-line computation \((2.2)\) is expressed as
\[ P[j] = \mathcal{G}(Z[j] - \mathcal{F}(X[j], Y[j])) \]
where the transformation function \( \mathcal{G} \) has the following properties.

1. The expression for \( P[j] \) contains only add/subtract, multiply and shift operations.
2. If
\[ \left| \mathcal{G}(Z[j] - \mathcal{F}(X[j], Y[j])) \right| < \left| \mathcal{G}(r^{-j}) \right| \]  \hspace{1cm} (2.3)
then
\[ |Z[j] - \mathcal{F}(X[j], Y[j])| < r^{-j} \]  \hspace{1cm} (2.4)

The importance of the transformation function \( \mathcal{G} \) is that we can derive on-line algorithms that can be implemented efficiently, while satisfying the requirements for on-line computation given in Definition 2.2. The existence of such \( \mathcal{G} \) for a specific computation is one of the limiting factors in developing on-line algorithms.

The bound \( \mathcal{G}(r^{-j}) \) normally contains the \( r^{-j} \) factor. To facilitate implementation, this factor is removed by scaling.

**Definition 2.4 (Scaled partial residual)** The scaled partial residual function for the on-line computation \((2.2)\) is
\[ R[j] = r^j P[j] = r^j \mathcal{G}(Z[j] - \mathcal{F}(X[j], Y[j])) \] \hspace{1cm} (2.5)

We now derive the on-line recurrence expression. Expanding \((2.5)\) yields
\[ R[j] = rR[j-1] + r^j (P[j] - P[j-1]) \] \hspace{1cm} (2.6)
Since the expressions for $P[j]$ and $P[j-1]$ contain only add/subtract, multiply and shift operations, after substituting $Z[j]$ by

$$Z[j] = Z[j-1] + z_j r^{-j}$$

we can separate the product terms that contain $z_j$ from the others as

$$R[j] = r R[j-1] + \mathcal{H}_1[j] + z_j \mathcal{H}_2[j]$$  \hspace{1cm} (2.7)$$

where

$$\mathcal{H}_1[j] + z_j \mathcal{H}_2[j] = r^j (P[j] - P[j-1])$$

and $\mathcal{H}_1[j]$ is independent of $z_j$. Let

$$A[j] \equiv r R[j-1] + \mathcal{H}_1[j]$$  \hspace{1cm} (2.8)$$

then

$$R[j] = A[j] + z_j \mathcal{H}_2[j]$$  \hspace{1cm} (2.9)$$

and we obtain the general form of an on-line arithmetic algorithm,

$$\begin{cases} A[j] = r (A[j-1] + z_{j-1} \mathcal{H}_2[j-1] - 1) + \mathcal{H}_1[j] \\ z_j = S(A[j]) \end{cases}$$  \hspace{1cm} (2.10)$$

where $S$ denotes the output digit selection function. To guarantee that the result computed by the on-line recurrence (2.10) converges to the correct solution, we need the following proposition.

**Proposition 2.5 (Error condition)** Assume that the digit selection function $S$ in (2.10) is defined for the range of its argument $A[j]$. The on-line recurrence (2.10) realizes the on-line computation of Definition 2.2 if

$$|R[j]| \leq \varepsilon_j$$  \hspace{1cm} (2.11)$$

where $\varepsilon_j$ satisfies

$$0 \leq \varepsilon_j < r^j \left| G(r^{-j}) \right|$$  \hspace{1cm} (2.12)$$

**Proof.** From (2.5), (2.11) and (2.12) we have

$$|P[j]| = |R[j]| r^{-j} \leq \varepsilon_j r^{-j} < \left| G(r^{-j}) \right|$$

which is condition (2.3) in Definition 2.3. Hence (2.4) holds and the requirements given in Definition 2.2 are satisfied.

Now we derive the digit selection function of (2.10). First we define the selection intervals for $S$. 

16
Definition 2.6 (Selection interval) For each output digit value $k \in \mathcal{D}_p$, a selection interval, denoted by $[L_k, U_k]$, is defined such that if

$$L_k \leq A[j] \leq U_k$$

then selecting the output digit as

$$z_j = S(A[j]) = k$$

satisfies the error condition (2.11).

By this definition, $k$ is a valid choice for the output digit only if $A[j] \in [L_k, U_k]$. From (2.11) and (2.9)

$$|A[j] + z_j \mathcal{H}_2[j]| \leq \varepsilon_j$$

hence

$$-z_j \mathcal{H}_2[j] - \varepsilon_j \leq A[j] \leq -z_j \mathcal{H}_2[j] + \varepsilon_j$$

from which we derive the expressions for $L_k, U_k$

$$\begin{cases} L_k = -k \mathcal{H}_2[j] - \varepsilon_j \\ U_k = -k \mathcal{H}_2[j] + \varepsilon_j \end{cases}$$

(2.13)

The relative positions of the selection intervals depend on whether the value of $\mathcal{H}_2[j]$ is positive or negative, as is shown in Figure 2.2. To make the notations simple, we assume $\mathcal{H}_2[j] < 0$ in the general discussions. Extension of the results for $\mathcal{H}_2[j] > 0$ is trivial.

With Definition 2.6, the selection function $S$ of (2.10) produces the correct output digit if and only if for all possible values of $A[j]$,

$$A[j] \in [L_k, U_k]$$

for some $k \in \mathcal{D}_p$.

Definition 2.7 (Digit selection function) Let $\psi_A$ denote the number of fractional bits of $A[j]$. A digit selection function $S$ consists of a set of comparison points $\{I_k 2^{-\psi_A}\}$, for $-\rho + 1 \leq k \leq \rho$, where $I_k$ denotes an integer, such that

$$S(A[j]) = \begin{cases} -\rho & \text{if } A[j] < I_{-\rho+1} 2^{-\psi_A} \\ k & \text{if } I_k 2^{-\psi_A} \leq A[j] < I_{k+1} 2^{-\psi_A} \text{ and} \\ -\rho + 1 \leq k \leq \rho - 1 \\ \rho & \text{if } A[j] \geq I_{\rho} 2^{-\psi_A} \end{cases}$$

and the comparison points must satisfy the following condition,

$$L_k \leq I_k 2^{-\psi_A} \leq U_{k+1} + 2^{-\psi_A}$$

(2.14)
This definition assumes that the comparison is implemented in non-redundant form. In this case, choosing $S(A[j]) = k$ for $A[j] = I_k 2^{-\psi_A}$ results in simpler implementations for $S$ when the comparison points $\{I_k 2^{-\psi_A}\}$ are chosen as low precision values. Figure 2.3 illustrates the definition of the comparison points.

$$S(A[j]) = k$$

Figure 2.3: Comparison points of the digit selection function

The precision of $A[j]$ depends on the precision $m$ of the input and output variables, the on-line delay $\delta$, and the computation $\mathcal{F}$ being realized. For most computations,

$$\psi_A = m + \delta - 1$$

To meet the requirements of the error condition, the following two conditions must be satisfied.

1. **(Continuity condition)** The region covered by all selection intervals $[L_k, U_k]$ must be continuous with respect to the values of $A[j]$. From (2.14)
we get
\[ U_{k-1} \geq L_k - 2^{-\psi_A} \]  \hspace{1cm} (2.15)

2. **(Containment condition)** The argument \( A[j] \) must be contained in the region covered by the selection intervals,
\[ L_\rho \leq A[j] \leq U_\rho \]  \hspace{1cm} (2.16)

With Definition 2.7, it can be deduced that if the continuity condition (2.15) and containment condition (2.16) are satisfied at each step, then the on-line computation (2.10) realizes the on-line computation of Definition 2.2.

From expression (2.8), \( A[j] \) is bounded as
\[ -r\varepsilon_j - 1 + \min(\mathcal{H}_1[j]) \leq A[j] \leq r\varepsilon_j - 1 + \max(\mathcal{H}_1[j]) \]  \hspace{1cm} (2.17)

Then
\[
\begin{cases}
-r\varepsilon_j - 1 + \min(\mathcal{H}_1[j]) \geq \rho \mathcal{H}_2[j] - \varepsilon_j(-\rho) \\
-r\varepsilon_j - 1 + \max(\mathcal{H}_1[j]) \leq - \rho \mathcal{H}_2[j] + \varepsilon_j(\rho)
\end{cases}
\]
or
\[
\begin{cases}
r\varepsilon_j - 1 - \varepsilon_j(-\rho) \leq - \rho \mathcal{H}_2[j] + \min(\mathcal{H}_1[j]) \\
r\varepsilon_j - 1 - \varepsilon_j(\rho) \leq - \rho \mathcal{H}_2[j] - \max(\mathcal{H}_1[j])
\end{cases}
\]  \hspace{1cm} (2.18)

If these relations give different solutions for \( \varepsilon_j \), the smaller one is used. When the expression for \( \mathcal{H}_2[j] \) contains input or output variables, \( \varepsilon_j \) can be solved by the solution described in Appendix A as
\[ \varepsilon_j = \frac{-\rho}{r-1} \mathcal{H}_2[j] + B r^{-j} + C \]  \hspace{1cm} (2.19)

where \( B \) and \( C \) are derived from \( \mathcal{H}_1[j] \) and \( \mathcal{H}_2[j] \). Then the expressions for the selection intervals (2.13) become
\[
\begin{cases}
L_k = -((k-K) \mathcal{H}_2[j] - B r^{-j} - C) \\
U_k = -((k+K) \mathcal{H}_2[j] + B r^{-j} + C)
\end{cases}
\]  \hspace{1cm} (2.20)

For efficient implementation of on-line algorithms, it is highly desirable to avoid full precision carry propagation in the calculation of the on-line recurrence and to have low precision inputs for the digit selection function. If the expression for \( \mathcal{H}_2[j] \) contain input or output variables, the selection intervals \([L_k, U_k]\) and the comparison points \( I_k \) are functions of these variables, and the input of the digit selection function consists of these variables as well as \( A[j] \). Rather than using the full precision values, low precision estimates of \( A[j] \) and \( \mathcal{H}_2[j] \), denoted as \( \widehat{A[j]} \) and \( \widehat{\mathcal{H}_2[j]} \), can be used to select the next output digit. We give the following theorem.
Theorem 2.8 Suppose that $\hat{A}[j]$ and $\hat{H}[j]$ are low precision estimates of $A[j]$ and $H_2[j]$ of the on-line recurrence (2.10), respectively, such that

$$A[j] - \eta \leq \hat{A}[j] \leq A[j] + \xi$$

$$H_2[j] - \mu \leq \hat{H}[j] \leq H_2[j] + \nu$$

where $\eta, \xi, \mu, \nu \geq 0$ and that $\hat{A}[j]$ has $\psi_A$ fractional bits\(^2\). If $\hat{A}[j]$ and $\hat{H}[j]$ instead of $A[j]$ and $H_2[j]$ are used as input, the digit selection function becomes

$$S(\hat{A}[j]) = \begin{cases} 
-\rho & \text{if } \hat{A}[j] < I_{-\rho+1}2^{-\psi_A} \\
 k & \text{if } I_k2^{-\psi_A} \leq \hat{A}[j] < I_{k+1}2^{-\psi_A} \text{ and } \\
 -\rho + 1 \leq k \leq \rho - 1 \\
 \rho & \text{if } \hat{A}[j] \geq I_\rho2^{-\psi_A} 
\end{cases}$$

Let $[\hat{I}_k, \hat{U}_k]$ denote the selection intervals for $S(\hat{A}[j])$, then the comparison points must satisfy the following condition

$$\hat{I}_k \leq I_k2^{-\psi_A} \leq \hat{U}_{k-1} + 2^{-\psi_A}, \quad k \in \{-\rho + 1, \cdots, \rho\}$$

where the selection intervals are

$$\hat{I}_k \geq \begin{cases} 
-(k-K)\hat{H}_2[j] + (k-K)\nu + \xi - Br^{-j} - C, & k \geq K \\
-(k-K)\hat{H}_2[j] - (k-K)\mu + \xi - Br^{-j} - C, & k < K 
\end{cases}$$

$$\hat{U}_k \leq \begin{cases} 
-(k+K)\hat{H}_2[j] - (k+K)\mu - \eta + Br^{-j} + C, & k > -K \\
-(k+K)\hat{H}_2[j] + (k+K)\nu - \eta + Br^{-j} + C, & k \leq -K 
\end{cases}$$

and the continuity condition requires that

$$U_{k-1} - I_k \geq \begin{cases} 
(2k-1)(\mu + \nu) + \xi + \eta - 2^{-\psi_A}, & K \leq k \leq \rho \\
(2K-1)(\mu + \nu) + \xi + \eta - 2^{-\psi_A}, & -K + 1 < k < K \\
-(2k-1)(\mu + \nu) + \xi + \eta - 2^{-\psi_A}, & -\rho + 1 \leq k \leq -K + 1 
\end{cases}$$

PROOF. From (2.22) we have

$$\hat{H}_2[j] - \nu \leq \hat{H}_2[j] \leq \hat{H}_2[j] + \mu$$

Then from (2.20) we have the expressions of $L_k$ and $U_k$ as functions of $\hat{H}_2[j]$,

$$\begin{cases} 
-(k-K)\hat{H}_2[j] - (k-K)\mu - Br^{-j} - C \\
\leq L_k \leq -(k-K)\hat{H}_2[j] + (k-K)\nu - Br^{-j} - C, & k \geq K \\
-(k-K)\hat{H}_2[j] + (k-K)\nu - Br^{-j} - C \\
\leq L_k \leq -(k-K)\hat{H}_2[j] - (k-K)\mu - Br^{-j} - C, & k < K
\end{cases}$$

\(^2\)The number of fractional bits of $\hat{A}[j]$ should have been denoted as $\psi_A$, but to make the notation simple, $\psi_A$ is used in the rest of this dissertation.
\[\begin{align*}
\left\{
-(k + K)\mathcal{H}_2[j] - (k + K)\mu + Br^{-j} + \mathcal{C} \\
\leq U_k \leq -(k + K)\mathcal{H}_2[j] + (k + K)\nu + Br^{-j} + \mathcal{C}, \quad k > -K
\end{align*}\]

From (2.21) we have

\[\widehat{A}[j] - \xi \leq A[j] \leq \widehat{A}[j] + \eta\]

Then by taking the upper bounds of (2.28) and the lower bounds of (2.29) we get the expressions for \(\hat{L}_k\) and \(\hat{U}_k\).

From (2.24) the continuity condition is

\[\hat{U}_{k-1} \geq \hat{L}_k - 2^{\psi_A}, \quad k \in \{-\rho + 1, \ldots, \rho\}\]

From the expressions (2.25), (2.26), (2.28) and (2.29) we have

\[\hat{U}_{k-1} - \hat{L}_k \leq \begin{cases} 
U_{k-1} - L_k - (2k - 1)(\mu + \nu) - \xi - \eta, & K \leq k \leq \rho \\
U_{k-1} - L_k - (2K - 1)(\mu + \nu) - \xi - \eta, & -K + 1 < k < K \\
U_{k-1} - L_k + (2k - 1)(\mu + \nu) - \xi - \eta, & -\rho + 1 \leq k \leq -K + 1
\end{cases}\]

which reduces (2.30) to (2.27).

The efficient implementation of an on-line algorithm may require the internal computations to be realized in a different number representation system than that of the input and output of the algorithm, and the values of \(\eta\) and \(\xi\) depend on the number representation of \(A[j]\). If \(A[j]\) is in non-redundant 2’s complement form and \(\widehat{A}[j]\) is obtained by truncation, then \(\eta = 2^{-\psi_A}\) and \(\xi = 0\). If \(A[j]\) is in non-redundant signed-magnitude form, and truncation is used to obtain \(\widehat{A}[j]\), then \(\eta = \xi = 2^{-\psi_A}\). If the internal computation is performed in 2’s complement number system and \(A[j]\) is in carry-save form, then \(\eta = 2^{\psi_A+1}\) and \(\xi = 0\). When \(A[j]\) is in signed-digit form and \(\widehat{A}[j]\) is obtained by truncation, \(\eta = \xi = 2^{-\psi_A}\).

Denote the overlap between adjacent selection intervals as

\[\Omega_k \equiv U_{k-1} - L_k\]

then

\[\Omega_k = 2\varepsilon_j + \mathcal{H}_2[j]\]

and (2.27) becomes

\[\varepsilon_j + \frac{\mathcal{H}_2[j]}{2}\]

21
\[
\begin{aligned}
(2k - 1) \frac{\mu + \nu}{2} + \frac{\xi + \eta}{2} - 2^{-\psi_A - 1}, & \quad K \leq k \leq \rho \\
(2K - 1) \frac{\mu + \nu}{2} + \frac{\xi + \eta}{2} - 2^{-\psi_A - 1}, & \quad -K + 1 < k < K \\
-(2k - 1) \frac{\mu + \nu}{2} + \frac{\xi + \eta}{2} - 2^{-\psi_A - 1}, & \quad -\rho + 1 \leq k \leq -K + 1
\end{aligned}
\] (2.31)

For some computations the relation involves the variable \( j \), and there may not be a general solution for all values of \( j \). In such cases a general solution can be found for \( j \) within some range, and the other values of \( j \) are treated separately.

Generally, larger values of the scaled error bound \( \varepsilon_j \) result in larger overlaps between adjacent digit selection intervals, which allow lower precision input for the digit selection function.

When the functions \( \mathcal{H}_1[j] \) and \( \mathcal{H}_2[j] \) are known, the value of \( \varepsilon_j \) can be obtained by solving (2.18). Then expressions (2.24) and (2.31) can be used to determine the on-line delay \( \delta \), the number of fractional bits \( \psi_A \) and the comparison points \( I_k \) for the digit selection function. The number of integer bits of \( A[j] \), denoted as \( \phi_A \), is determined by the upper and lower bounds of \( A[j] \), which can be derived from (2.16). When the internal computation is in 2’s complement carry-save form, we have \( \eta = 2^{-\psi_A + 1} \) and \( \xi = 0 \). Carry-assimilation is performed on the most significant \( \sigma_A = \phi_A + \psi_A \) bit positions of \( A[j] \). Expressions (2.21) and (2.31) become

\[
\begin{aligned}
\hat{A}[j] \leq A[j] < \hat{A}[j] + 2^{-\psi_A + 1} \\
\varepsilon_j + \frac{\mathcal{H}_2[j]}{2} \geq \begin{cases} 
(2k - 1) \frac{\mu + \nu}{2} + 2^{-\psi_A - 1}, & K \leq k \leq \rho \\
(2K - 1) \frac{\mu + \nu}{2} + 2^{-\psi_A - 1}, & -K + 1 < k < K \\
-(2k - 1) \frac{\mu + \nu}{2} + 2^{-\psi_A - 1}, & -\rho + 1 \leq k \leq -K + 1
\end{cases}
\end{aligned}
\]

### 2.2 Timing of on-line computations

Let \( t \) denote the time needed for the execution of each step of an on-line algorithm. For a single on-line algorithm, the total time \( T_1 \) needed to compute an \( m \) digit result is

\[
T_1 = (m + \delta - 1) \cdot t
\]

In most on-line computations the on-line recurrence (2.10) involves accumulated partial values of the input and output, which can be calculated on-line and stored in accumulated form. As mentioned in Section 2.1, while the number representation
system used for the input and output variables is to facilitate the output digit selection of on-line operations. Efficient implementation of the internal computation of on-line algorithms may require a different number system. When the internal computation uses a different number system than that of the input and output, conversion from the external to the internal number system is required. The step time $t$ is determined by the delays of the data accumulation and conversion, the recurrence expression evaluation, and the output digit selection. A tradeoff usually exists between $t$ and the on-line delay $\delta$, and the best solution to improve a particular performance measure often depends on other system parameters.

Suppose for a given precision $m$, increasing the on-line delay by $\nabla \delta$ results in a decrease in the step time by $\nabla t$. If we want to improve the overall computation time, then we have

$$T_1' = T_1 + \nabla \delta \cdot t - (m + (\delta + \nabla \delta) - 1) \cdot \nabla t$$

and when

$$(m + (\delta + \nabla \delta) - 1) \cdot \nabla t > \nabla \delta \cdot t$$

adopting a larger on-line delay yields shorter overall computation time. Otherwise, a smaller on-line delay with longer step time results in faster computation time.

On the other hand, if the on-line latency, or start-up time, $\delta \cdot t$, is to be minimized, we have

$$(\delta + \nabla \delta) \cdot (t - \nabla t) = \delta \cdot t + \nabla \delta \cdot (t - \nabla t) - \delta \cdot \nabla t$$

and when

$$\delta \cdot \nabla t > \nabla \delta \cdot (t - \nabla t)$$

adopting larger on-line delay improves the latency time.

Now consider an on-line computation that consists of a sequence of arithmetic algorithms. The on-line delay of the computation is

$$\Delta_{seq} = \sum_i \delta_i$$

where $\delta_i$ denotes the on-line delay of each individual on-line algorithm in the sequence. Figure 2.4 shows an example of the timing of a sequence of on-line computations. The total computation time is

$$T_{seq} = (\Delta_{seq} + m - 1) t_{seq}$$
where $m$ is the number of output digits and $t_{seq}$ is the step time of the computation. Since the overall on-line computation operates in pipelined fashion, $t_{seq}$ is determined by the on-line operation with the largest step time in the sequence. For a complex sequence of arithmetic operations, $\Delta_{seq}$ is usually quite large, and minimizing $t_{seq}$ results in the best performance.

Generally speaking, for an on-line computation which may consist of many arithmetic operations, the total computation time is determined by the on-line delay, the step time of the computation, and the precision of the result. The total on-line delay depends on the type of on-line algorithms involved and the way in which they are connected. Within the computation there exists a critical path which is the sequence of operations with the largest on-line delay. The on-line delay of this critical path is the on-line delay of the total computation, and the largest of the step times of all on-line operations within the entire computation determines the step time of the computation.

### 2.3 General structure of on-line algorithms

An on-line algorithm for floating-point arithmetic computation consists of exponent and mantissa calculation. Figure 2.5 shows the functional components of a floating-point on-line algorithm. The exponent calculation consists of simple operations such as addition/subtraction and shifting. The mantissa calculation has three functional components: operand processing, recurrence expression evaluation, and output digit selection. Generally, the mantissa calculation is the critical
factor in the timing of an on-line computation. In this dissertation we assume that the exponent calculations are realized by conventional parallel schemes, and most of our discussion will focus on the mantissa calculation.

The internal number representation can have a significant effect on the performance and complexity of the implementation of an on-line computation. One major consideration in choosing an internal number system is the type of adder that can be used to implement the recurrence expression evaluation. Non-carry-propagate adders are essential to achieve short delays. Candidates for the internal number representation include signed-digit number system, and 2’s complement number system. Carry-save adders can be used with 2’s complement number system, while signed-digit adders can be used for the signed-digit number system. With 2’s complement number system, the input data is converted to non-redundant form, and the intermediate result of the recurrence evaluation is in carry-save form. Because of its simple design and short delay, we choose 2’s complement number system for the internal computation and use carry-save adders for the recurrence expression evaluation.
2.3.1 Operand processing

The operand processing provides data in the proper format required by the recurrence expression evaluation. Depending on the recurrence expression and its realization, operations performed by operand processing may include mantissa alignment, data accumulation, and conversion from redundant to non-redundant number representation. Among these functions, the data accumulation and conversion from redundant to non-redundant representation function need special attention.

The data accumulation and conversion operation accepts an operand in on-line form, and produces the accumulated values of the input digits in non-redundant form during each step of the computation. In general, the following function is realized

\[ X[j] = X[j-1] + x_j r^{-j}, \quad x_j \in \mathcal{D}_r \]  

(2.32)

where \( X[j] \) and \( X[j-1] \) are the accumulative values in 2’s complement form and \( x_j \) is in redundant form. When the next incoming digit \( x_j \geq 0 \), expression (2.32) requires simply appending \( x_j \) to the right of \( X[j-1] \). When \( x_j < 0 \), the accumulation requires carry propagation, which must be avoided in order to achieve efficient implementation.

Ercegovac and Lang[30] developed a conversion algorithm that converts redundant number representations into conventional representations on-the-fly. In order to avoid carry propagation, two conditional forms of the intermediate result are kept, where

\[ A[j-1] = X[j-1] \]
\[ B[j-1] = X[j-1] - r^{-j+1} \]

and \( X[j] \) is obtained as

\[ X[j] = A[j] = \begin{cases} & A[j-1] + x_j r^{-j} \quad \text{if } x_j \geq 0 \\ & B[j-1] + (r - |x_j|) r^{-j} \quad \text{if } x_j < 0 \end{cases} \]

In either case only appending operation is required. Based on the algorithm in [30], here we give an on-line algorithm that converts a number represented in redundant number system into conventional \( r \)'s complement number system. The input is assumed to be on-line, that is, the input is available one digit at a time, with the most significant digit first. It does not require the input to be normalized. At the end of each step, the accumulated result is available in \( r \)'s complement form, in parallel. This algorithm is useful for generating partial accumulated values of input
operands required in on-line computations such as multiplication, division and square root operation, and for converting the final result of an on-line computation into conventional non-redundant representation. The functions to be performed during each iteration are quite simple and can be implemented efficiently. For detailed verification of the algorithm, refer to [30].

Algorithm 2.1 (On-the-fly conversion)

step 1. [Initialization]
\[ A[0] \leftarrow 0 \]
\[ B[0] \leftarrow -1 \]

step 2. [On-line conversion]
for \( j = 1, \cdots, m \) do
\[ A[j] \leftarrow \begin{cases} \text{append}(A[j-1], x_j) & \text{if } x_j \geq 0 \\ \text{append}(B[j-1], r - |x_j|) & \text{if } x_j < 0 \end{cases} \]
\[ B[j] \leftarrow \begin{cases} \text{append}(A[j-1], x_j - 1) & \text{if } x_j > 0 \\ \text{append}(B[j-1], r - |x_j| - 1) & \text{if } x_j \leq 0 \end{cases} \]
end.

2.3.2 The on-line recurrence evaluation

The on-line recurrence expression of (2.10)
\[ A[j] = r(A[j-1] + z_{j-1} \mathcal{H}_2[j-1]) + \mathcal{H}_1[j] \]
contains only multiply, add, and shift operations. For the basic arithmetic operations, the partial residual functions contain product terms of no more than two factors, which can be expanded as
As a consequence, their recurrence expressions consist of only add, shift, and multiplying a number by a single digit operations. The exact terms of \( \mathcal{H}_2 \) and \( \mathcal{H}_1 \) depend on which computation is being realized. The intermediate result, \( A[j] \), of
the recurrence evaluation is used as the input to the digit selection function which calculates the next output digit.

Under the assumption that the internal computations are performed in 2's complement number representation, the operation of adding multiple terms can be implemented efficiently in carry-save form. Multiplying a fractional number by a single signed-digit can be realized by generating multiple terms using multiplexers, each term being a properly shifted version of the fractional number or its 2's complement.

### 2.3.3 The digit selection function

The output digit is generated by the computation defined by expression (2.23). It can be implemented by random logic, PLA, or ROM. This is usually the most time consuming operation of an on-line algorithm and its delay and complexity depend on low level design details and technology. However, the number of input bits required by the selection function gives a good indication of its implementation complexity. It is generally true that a selection function requiring a larger number of input bits is more complex and time consuming. Consequently, the criteria for improving the digit selection function of an on-line algorithm is to reduce the number of input bits.

As is discussed in Section 2.1, the output digit can be calculated from low precision estimates of the arguments, \( \overline{A}[j] \) and \( \overline{H_2}[j] \). Since \( \overline{A}[j] \) is in carry-save form, an adder is used to reduce \( \overline{A}[j] \) to non-redundant form for the digit selection. This operation can be time consuming if the number of input bits from \( \overline{A}[j] \) is large.

Choosing low precision comparison points can also reduce the delay of the digit selection function, since this increases the number of don't care terms for the digit selection logic and simplifies the logic design of the output digit generation circuit.

### 2.4 System parameters

Here is a brief description of the main parameters that affect the cost and performance of an on-line computation. They are discussed further with the derivation of individual on-line algorithms.

The on-line delay \( \delta \) is similar to the latency time of a pipelined computation. Small values of \( \delta \) are desired to achieve low latency times. However, in most applications the main performance measure is the throughput, and it is sometimes preferable to sacrifice the on-line delay if a shorter step time can be achieved. For
each computation, there is a lower limit for $\delta$ which is affected by the conditions for the convergence of the algorithm and the use of low precision estimates of the intermediate results to calculate the output digits. This lower bound can be determined by expression (2.27).

The precision $\sigma_A$ of $A[j]$ required by the digit selection function consists of integer and fractional bit positions of the result of the on-line recurrence evaluation. Since $A[j]$ is reduced from redundant to non-redundant form by a carry-assimilation adder, it is highly desirable to have a small $\sigma_A$ since this would result in a faster digit selection function, which has a critical effect on the step time of the on-line computation. The value of $\sigma_A$ is affected by the redundancy of the representation of the output, and the representation and range of the input operands. The precision of $\mathcal{H}_2[j]$ also affects $\sigma_A$ when it contains input or output variables. Increasing the number of input bits from $\mathcal{H}_2[j]$ may result in reduced value of $\sigma_A$ and achieve a more efficient design since $\mathcal{H}_2[j]$ is usually in non-redundant form.

Other system parameters that affect the implementation of an on-line algorithm include the radix and redundancy factor of the number representation system for the global computation. When the recurrence expression of an on-line algorithm includes multiplying a fraction by a single digit, a higher radix system may require more levels of carry-save addition. The digit selection function of a higher radix system is likely to have more input bits, and hence longer delay. An implementation technology related factor is that a higher radix number system will increase the load on some of the control signals, which may also affect the delay time. On the other hand, the use of a higher radix results in fewer steps and usually reduced overall computation time than a smaller radix system. A disadvantage of the higher radix system is that larger data transmission bandwidth is required for its operands and results. For a given radix, a larger redundancy factor for the output may result in a simpler and faster output digit selection function.

### 2.5 On-line algorithms for sequences of arithmetic operations

We now consider an on-line arithmetic system consisting of a network of on-line arithmetic units interconnected to each other. Each on-line unit is the hardware implementation of an on-line algorithm that realizes some arithmetic operations. These on-line algorithms are the basic components of an on-line computation, and they collectively determine the cost (number of units) and performance of the computation (on-line delay and throughput).
When implementing a fixed computation with on-line arithmetic, it is possible and desirable to utilize the knowledge of the structure of the computation to achieve a more efficient design than merely interconnect standard single arithmetic operation units. Here we discuss two types of on-line algorithms that realize multiple arithmetic operations in order to improve the cost and performance of an on-line computation.

The first type is composite on-line algorithms. A composite on-line algorithm consists of several on-line algorithms developed as a group with fixed interconnections, as is shown in Figure 2.6. Special interfaces are designed that incorporate the knowledge of these fixed interconnections to improve the overall design. These special interfaces may involve unorthodox number representation of data. An example of composite on-line algorithm is the on-line sum of squares and on-line square root algorithms presented in [19].

Another type of on-line algorithm realizing multiple arithmetic operations is multi-operation on-line algorithms. A multi-operation on-line algorithm realizes an arithmetic expression consisting of multiple arithmetic operations with a single recurrence expression and a single digit selection function, thus combining several arithmetic operations into one on-line unit. In an on-line computation that consists of multiple on-line units, only the overall step time affects the performance. Hence even though the step time of a multi-operation on-line algorithm is likely to be larger than the on-line algorithms realizing each individual arithmetic operation, it still may be a better choice either because it does not result in increased step time of the overall computation, or because it results in better overall design according to the specific cost/performance criteria. It is also possible to compensate the increase in step time by a combination of composite and multi-operation on-line algorithm design.

In Chapter 3 we will discuss in detail the development of composite and multi-operation on-line algorithms.
2.6 Radix-\(r\) on-line algorithms for the basic arithmetic operations

Addition, subtraction, multiplication, division, and square root are the basic arithmetic operations. In designing digital systems for numerical computations it is essential that these operations be implemented efficiently. Although on-line algorithms for these operations have been published in the literature, most of them emphasize the numerical correctness of the algorithms, not their implementation efficiency. To demonstrate the feasibility of on-line arithmetic in complex numerical computations, we need to show how efficient can on-line arithmetic algorithms for the basic operations be implemented.

In this section we derive parameterized on-line algorithms for the basic arithmetic operations. The implementation of these algorithms are discussed in Chapter 4. We derive on-line algorithms with considerations of their hardware implementation. With each specific computation to be realized, we discuss design parameters that affect the performance and complexity of its implementation. We make the following assumptions.

1. The input and output of each basic operation are in the same number representation system, so that the output of one arithmetic unit can be fed into another without the need for intermediate data transformation.

2. The input variables are quasi-normalized.

3. The on-line recurrence evaluation is performed in 2’s complement number system and with carry-save adders.

4. If an arithmetic operation requires more than one operand, all operands’ corresponding digits become available at the same time.

2.6.1 On-line floating-point addition algorithm

In floating-point addition, the on-line calculation of the mantissa digits of the sum is quite simple. The complexity of the computation lies in the need to align the mantissas of the operands depending on the values of their exponents. In parallel addition schemes, it is required that the mantissa alignment be completed before the mantissa calculation takes place. This is not the case with on-line arithmetic. Mantissa digits of the sum can be calculated while the mantissas of the operands are still being aligned[19]. In the following, we first describe the algorithm for
operands alignment, then present the algorithm for the mantissa calculation for on-line addition.

2.6.1.1 Exponent calculation and mantissa alignment

The exponent calculation and mantissa alignment of on-line addition performs the following operations.

1. Exponent calculation

\[ e_z = \max(e_x, e_y) \]

2. Mantissa alignment

\[ e_d = e_x - e_y \]

if \( e_d \geq 0 \) / * \( e_x \geq e_y \) /

\[ x'_j = x_j, \quad 1 \leq j \leq m \]

\[ y'_j = \begin{cases} 0, & 1 \leq j \leq e_d \\ y_{j-e_d}, & e_d < j \leq m \end{cases} \]

else / * \( e_x < e_y \) /

\[ x'_j = \begin{cases} 0, & 1 \leq j \leq -e_d \\ x_{j+e_d}, & -e_d < j \leq m \end{cases} \]

\[ y'_j = y_j, \quad 1 \leq j \leq m \]

It is assumed that the difference of the exponents of the input operands is obtained in one clock cycle, so the alignment process has an on-line delay of one clock cycle. The value of the difference does not affect the on-line delay.

2.6.1.2 Mantissa computation

Denote the mantissas of the operands as \( X \) and \( Y \), and the sum as \( Z \),

\[ Z = X + Y \]

where \( X \in [r^{-2}, 1) \) and \( Y \in [r^{-2}, 1) \). Their on-line representations are

\[ X[j] \equiv \sum_{i=1}^{j+\ell-1} x_i r^{-i} = X[j-1] + x_{j+\ell-1} r^{-j-\ell+1}, \quad x_{j+\ell-1} \in \mathcal{D}_\rho \]

\[ Y[j] \equiv \sum_{i=1}^{j+\ell-1} y_i r^{-i} = Y[j-1] + y_{j+\ell-1} r^{-j-\ell+1}, \quad y_{j+\ell-1} \in \mathcal{D}_\rho \]

\[ Z[j] \equiv \sum_{i=1}^{j} z_i r^{-i} = Z[j-1] + z_{j} r^{-j}, \quad z_{j} \in \mathcal{D}_\rho \]
where $\delta$ is the on-line delay for addition.

The partial residual function is


and

$$\mathcal{H}_1[j] = (x_{j+\delta-1} + y_{j+\delta-1})r^{-\delta+1}$$
$$\mathcal{H}_2[j] = -1$$

The on-line recurrence expression for addition is

$$A[j] = r(A[j-1] - z_{j-1}) + x_{j+\delta-1}r^{-\delta+1} + y_{j+\delta-1}r^{-\delta+1} \quad j \geq 1$$

with the initial condition

$$A[0] = X[0] + Y[0]$$

The selection intervals are

$$L_k = k - \varepsilon$$
$$U_k = k + \varepsilon$$

From the containment condition we have

$$r\varepsilon + 2r\varepsilon^{-\delta+1} \leq \rho + \varepsilon$$

or

$$\varepsilon \leq K(1 - 2r^{-\delta+1})$$

From expression (2.31) we have

$$\varepsilon \geq 2^{-1} + 2^{-\psi_A}$$

where $\psi_A$ denotes the number of fractional bit positions required for the digit selection function, assuming the intermediate result of the recurrence evaluation is in carry-save form. Expressions (2.34) and (2.35) imply that

$$2^{-\psi_A} + 2K r^{-\delta+1} \leq K - \frac{1}{2}$$

which can be used to determine the values of $\psi_A$ and the on-line delay $\delta$. The value of $\phi_A$ is determined by

$$2^{\phi_A} \geq \rho + \varepsilon$$
For the binary case, the on-line recurrence is implemented with a 3-bit non-redundant adder. See Section 4.4 for details.

Table 2.2: Parameter values for on-line addition

<table>
<thead>
<tr>
<th>$r$</th>
<th>$\rho$</th>
<th>$K$</th>
<th>$\phi_A$</th>
<th>$\psi_A$</th>
<th>$\sigma_A = \phi_A + \psi_A$</th>
<th>$\delta$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2$^*$</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>4$^*$</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>1</td>
<td>4</td>
<td>1</td>
<td>5</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>2/3</td>
<td>3</td>
<td>2(3)</td>
<td>5(6)</td>
<td>4(3)</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>7</td>
<td>1</td>
<td>5</td>
<td>1</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>4/7</td>
<td>4</td>
<td>3</td>
<td>7</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>4</td>
<td>8</td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>15</td>
<td>1</td>
<td>6</td>
<td>1</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>8</td>
<td>8/15</td>
<td>5</td>
<td>4</td>
<td>9</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>10</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*For the binary case, the on-line recurrence is implemented with a 3-bit non-redundant adder. See Section 4.4 for details.

The comparison points for the digit selection function must satisfy

\[
\hat{L}_k \leq I_k 2^{-\psi_A} \leq \hat{U}_{k-1} + 2^{-\psi_A}, \quad k \in \{-\rho + 1, \ldots, \rho\} \tag{2.37}
\]

where

\[
\hat{L}_k \geq k - K + 2Kr^{-\delta+1} \quad \hat{U}_k \leq k + K - 2^{-\psi_A+1} - 2Kr^{-\delta+1}
\]

Algorithm 2.2 is the on-line addition algorithm. The selection function $S_{add}$ is defined by (2.23).

For on-line addition it is always possible to choose constant values for the comparison points for the digit selection, even for high radices. As a consequence, the output digit selection logic should be relatively simple. Table 2.2 lists the values of various system parameters for on-line addition.

2.6.2 On-line floating-point multiplication algorithm

Denote the operands and their product as $X$, $Y$, and $Z$, respectively.

\[
Z = X \cdot Y
\]

where $X \in [r^{-2}, 1)$ and $Y \in [r^{-2}, 1)$. Their on-line representations are

\[
X[j] = \sum_{i=1}^{j+\delta-1} x_i r^{-i} = X[j-1] + x_{j+\delta-1} r^{-j-\delta+1} \quad x_{j+\delta-1} \in \mathcal{D}_\rho
\]
Algorithm 2.2 (On-line floating-point addition)

step 1. [Initialization and alignment]

\[ e_d \leftarrow e_x - e_y \]
\[ e_z \leftarrow \max(e_x, e_y) \]
\[ A[-\delta + 1] = 0, \; z_0 = 0 \]

for \( j = 1, \ldots, |e_d| \) do

if \( e_d \geq 0 \) then

\[ x'_j = x_j; \; y'_j = 0 \]

else

\[ x'_j = 0; \; y'_j = y_j \]

for \( j = |e_d| + 1, \ldots, m \) do

if \( e_d \geq 0 \) then

\[ x'_j = x_j; \; y'_j = y_{j - [e_d]} \]

else

\[ x'_j = x_{j - [e_d]}; \; y'_j = y_j \]

for \( j = -\delta + 2, \ldots, 0 \) do

\[ A[j] \leftarrow rA[j - 1] + (x'_{j+\delta-1} + y'_{j+\delta-1})r^{-\delta+1} \]

end.

step 2. [Output generation]

for \( j = 1, \ldots, m \) do

\[ A[j] \leftarrow r(A[j - 1] - z_{j-1}) + (x'_{j+\delta-1} + y'_{j+\delta-1})r^{-\delta+1} \]

\[ z_j \leftarrow S_{add}(A[j]) \]
\[ Y[j] = \sum_{i=1}^{j+\delta-1} y_i r^{-i} = Y[j - 1] + y_{j+\delta-1} r^{-j-\delta+1} \quad y_{j+\delta-1} \in \mathcal{D}_p \]

\[ Z[j] = \sum_{i=1}^{j} z_i r^{-i} = Z[j - 1] + z_j r^{-j} \quad z_j \in \mathcal{D}_p \]

where \( \delta \) is the on-line delay for multiplication.

The partial residual function is


and

\[ \mathcal{H}_1[j] = (x_{j+\delta-1}Y[j - 1] + y_{j+\delta-1}X[j])r^{-\delta+1} \]

\[ \mathcal{H}_2[j] = -1 \]

The on-line recurrence expression for multiplication is

\[ A[j] = r(A[j - 1] - z_{j-1}) + (x_{j+\delta-1}Y[j - 1] + y_{j+\delta-1}X[j])r^{-\delta+1} \quad j \geq 1 \quad (2.38) \]

with the initial condition

\[ A[0] = X[0]Y[0] \]

The selection intervals are

\[ L_k = k - \varepsilon \]

\[ U_k = k + \varepsilon \]

From the containment condition we have

\[ r\varepsilon + 2\rho r^{-\delta+1} \leq \rho + \varepsilon \]

or

\[ \varepsilon \leq K(1 - 2r^{-\delta+1}) \quad (2.39) \]

From expression (2.31) we have

\[ \varepsilon \geq 2^{-1} + 2^{-\psi_A - 1} \quad (2.40) \]

where \( \psi_A \) denotes the number of fractional bit positions required for the digit selection function, assuming the intermediate result of the recurrence evaluation is in carry-save form. Expressions (2.39) and (2.40) imply that

\[ 2^{-\psi_A - 1} + 2K r^{-\delta+1} \leq K - \frac{1}{2} \]
which can be used to determine the values of $\psi_A$ and the on-line delay $\delta$. The value of $\phi_A$ is determined by

$$2^{\phi_A-1} \geq \rho + \varepsilon$$

The comparison points for the digit selection function must satisfy

$$\tilde{L}_k \leq I_k 2^{-\psi_A} \leq U_{k-1} \quad k \in \{-\rho + 1, \ldots, \rho\} \quad (2.41)$$

where

$$\tilde{L}_k \geq k - K + 2Kr^{-\delta+1}$$

$$\tilde{U}_k \leq k + K - 2^{-\psi_A+1} - 2Kr^{-\delta+1}$$

Algorithm 2.3 is the on-line algorithm for floating-point multiplication. The digit selection function $S_{mul}$ is defined by (2.23).

The realization of the on-line recurrence (2.38) requires two fractional by digit multipliers and a multiple input carry-save adder. The number of input terms to the adder is affected by the radix $r$ and the maximum digit value $\rho$ of the number representation of the operands and result. For maximally redundant number systems,

$$\lambda = 2 + 2\log_2 r, \quad K = 1$$

where the $r$ is assumed to be some power of 2. Table 2.3 lists the number of levels of carry-save adders needed for different radices with $K = 1$.

For on-line multiplication, it is always possible to choose constant values for the comparison points for the digit selection, even for high radices. As a consequence, the output digit selection logic should be relatively simple. Table 2.4 lists the values of various system parameters for on-line multiplication.

<table>
<thead>
<tr>
<th>radix $r$</th>
<th>no. of inputs</th>
<th>CSA levels</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>3</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>16</td>
<td>10</td>
<td>5</td>
</tr>
<tr>
<td>32</td>
<td>12</td>
<td>5</td>
</tr>
</tbody>
</table>

Table 2.3: Number of CSA levels needed for multiplication (K=1)
Algorithm 2.3 (On-line floating-point multiplication)

step 1. [Initialization]
\[ e_z \leftarrow e_x + e_y - 1 \]
\[ X[-\delta + 1] = 0 \]
\[ Y[-\delta + 1] = 0 \]
\[ A[-\delta + 1] = 0 \]
for \( j = -\delta + 2, \cdots, 0 \) do
\[ X[j] \leftarrow X[j - 1] + x_{j+\delta-1}r^{-j+\delta+1} \]
\[ A[j] \leftarrow rA[j - 1] + (x_{j+\delta-1}Y[j - 1] + y_{j+\delta-1}X[j])r^{-\delta+1} \]
\[ Y[j] \leftarrow Y[j - 1] + y_{j+\delta-1}r^{-j+\delta+1} \]
\[ Z[0] = 0 \]
end.

step 2. [Product generation]
for \( j = 1, \cdots, m \) do
\[ X[j] \leftarrow X[j - 1] + x_{j+\delta-1}r^{-j+\delta+1} \]
\[ A[j] \leftarrow rA[j - 1] - z_{j-1} + (x_{j+\delta-1}Y[j - 1] + y_{j+\delta-1}X[j])r^{-\delta+1} \]
\[ Y[j] \leftarrow Y[j - 1] + y_{j+\delta-1}r^{-j+\delta+1} \]
\[ z_j \leftarrow S_{\text{mul}}(A[j]) \]
end.

2.6.3 On-line floating-point division algorithm

Denote the dividend, divisor and the quotient as \( N \), \( D \), and \( Q \), respectively,
\[ Q = \frac{N}{D} \]
where \( N \in [r^{-2}, 1) \) and \( D \in [r^{-2}, 1) \). Their on-line representations are
\[ N[j] = \sum_{i=1}^{j+\delta-1} n_ir^{-i} = N[j - 1] + n_{j+\delta-1}r^{-j+\delta+1}, \quad n_{j+\delta-1} \in D_\rho \]
\[ D[j] = \sum_{i=1}^{j+\delta-1} d_ir^{-i} = D[j - 1] + d_{j+\delta-1}r^{-j+\delta+1}, \quad d_{j+\delta-1} \in D_\rho \]
\[ Q[j] = \sum_{i=1}^{j} q_ir^{-i} = Q[j - 1] + q_jr^{-j}, \quad q_j \in D_\rho \]
where $\delta$ is the on-line delay for division.

The partial residual function is


and

$$H_1[j] = n_{j+\delta-1} r^{-\delta+1} - d_{j+\delta-1} Q[j-1] r^{-\delta+1}$$
$$H_2[j] = -D[j]$$

The on-line recurrence expression for division is

$$A[j] = r(A[j-1] - q_{j-1} D[j-1]) + n_{j+\delta-1} r^{-\delta+1} - d_{j+\delta-1} Q[j-1] r^{-\delta+1} \quad j \geq 1 \quad (2.42)$$

with the initial condition

$$A[0] = N[0]$$

The digit selection intervals are

$$L_k = kD[j] - \varepsilon_j$$
$$U_k = kD[j] + \varepsilon_j$$

From the containment condition we have

$$r \varepsilon_{j-1} + 2 \rho r^{-\delta+1} \leq \rho D[j] + \varepsilon_j$$
or

\[ r \varepsilon_{j-1} - \varepsilon_j \leq \rho D[j] - 2\rho r^{-\delta+1} \quad (2.43) \]

From the solution given in Appendix A we get

\[ \varepsilon_j = KD[j] - \frac{K^2}{r+1} r^{-j-\delta+2} - 2Kr^{-\delta+1} \quad (2.44) \]

Assume that the quotient selection function uses a truncated version of the divisor, denoted as \( \hat{D}[j] \), as input, and that \( \hat{D}[j] \) contains \( \psi_D \) fractional bits. Then from expression (2.31), with \( \mu = 0 \) and \( \nu = 2^{-\psi_D} \), we have

\[
2\varepsilon_j - D[j] \geq \begin{cases} 
(2k - 1)2^{-\psi_D} + 2^{-\psi_A}, & 1 \leq k \leq \rho \\
-(2k - 1)2^{-\psi_D} + 2^{-\psi_A}, & -\rho + 1 \leq k \leq 0 
\end{cases} \quad (2.45)
\]

where \( \psi_A \) is the number of fractional bits of \( \hat{A}[j] \). Substituting (2.44) into (2.45) and taking the worst case values of \( k \) we get

\[
(2\rho - 1)2^{-\psi_D} - 1 + 2^{-\psi_A} + (2 + \frac{K}{r+1} r^{-j+1})Kr^{-\delta+1} \leq (K - \frac{1}{2})D[j] \quad (2.46)
\]

which can be used to determine the values of \( \psi_A, \psi_D \) and the on-line delay \( \delta \). The number of integer bits of \( \hat{A}[j], \phi_A \), is determined by

\[
2^{\phi_A} \geq \rho \cdot \max(D[j]) + \varepsilon_j 
\]

The comparison points for the digit selection function must satisfy

\[
\hat{L}_k \leq L_k 2^{-\psi_A} \leq \hat{U}_k - 1 + 2^{-\psi_A}, \quad k \in \{-\rho + 1, \cdots, \rho\} \quad (2.48)
\]

where

\[
\hat{L}_k \geq \begin{cases} 
(k - K)\hat{D}[j] + (k - K)2^{-\psi_D} + \frac{K^2}{r+1} r^{-j-\delta+2} + 2Kr^{-\delta+1}, & k \geq 1 \\
(k - K)\hat{D}[j] + \frac{K^2}{r+1} r^{-j-\delta+2} + 2Kr^{-\delta+1}, & k \leq 0 
\end{cases}
\]

\[
\hat{U}_k \leq \begin{cases} 
(k + K)\hat{D}[j] - 2^{-\psi_A+1} - \frac{K^2}{r+1} r^{-j-\delta+2} - 2Kr^{-\delta+1}, & k > 0 \\
(k + K)\hat{D}[j] + (k + K)2^{-\psi_D} - 2^{-\psi_A+1} - \frac{K^2}{r+1} r^{-j-\delta+2} - 2Kr^{-\delta+1}, & k \leq -1 
\end{cases}
\]

Algorithm 2.4 is the on-line algorithm for floating-point division. The digit selection function \( S_{div} \) is defined by (2.23).
Algorithm 2.4 (On-line floating-point division)

step 1. [Initialization]

\[ e_q \leftarrow e_n - e_d + 1 \]
\[ A[0] \leftarrow \sum_{i=1}^{\xi-1} n_i r^{-i} \]
\[ D[0] \leftarrow \sum_{i=1}^{\xi-1} d_i r^{-i} \]
\[ Q[0] \leftarrow 0; \quad q_0 \leftarrow 0 \]

step 2. [Quotient generation]

for \( j = 1, \ldots, m \) do

\[ A[j] \leftarrow r(A[j - 1] - q_{j-1} D[j - 1]) + n_{j+\xi-1} r^{-\xi+1} - d_{j+\xi-1} Q[j - 1] r^{-\xi+1} \]
\[ D[j] \leftarrow D[j - 1] + d_{j+\xi-1} r^{-\xi+1} \]
\[ q_j \leftarrow S_{\text{div}}(\hat{A}[j], \hat{D}[j]) \]
\[ Q[j] \leftarrow Q[j - 1] + q_j r^{-j} \]

end.

The recurrence expression evaluation is executed by adding multiple terms in carry-save form. Assume that the shifted single digit term \( n_{j+\xi-1} r^{-\xi+1} \) can be combined with another term before entering the adder. Then the number of input terms to the adder is the same as that for on-line multiplication as is discussed in Section 2.6.2.

The execution time of the quotient digit selection function constitutes a significant portion of the step time of on-line division, mainly due to the carry assimilation needed to convert the estimate \( \hat{A}[j] \) from carry-save form into non-redundant form. A large number of input bits for the carry-assimilation operation and for the digit selection logic will result in longer execution time. Hence minimizing the number of bits of \( \hat{A}[j] \) is very important. The effect of the precision of \( \hat{D}[j] \) is usually less significant because \( D[j] \) can be stored in non-redundant form and hence no carry-assimilation is needed.

From equations (2.47) and (2.46) we have the parameter relations for on-line
Table 2.5: Parameter values for \( r^{-2} \leq |D| < 1 \)

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
r & \rho & \bar{K} & \phi_A & \psi_A & \sigma_A & \psi_D & \delta \\
\hline
2 & 1 & 1 & 2 & 4 & 6 & 5 & 6 \\
4 & 3 & 1 & 3 & 5 & 8 & 9 & 5 \\
2 & 2/3 & 3 & 7 & 10 & 11 & 5 \\
8 & 7 & 1 & 4 & 8 & 12 & 12 & 4 \\
4 & 4/7 & 4 & 10 & 14 & 14 & 5 \\
16 & 15 & 1 & 5 & 9 & 14 & 15 & 4 \\
8 & 8/15 & 5 & 13 & 18 & 18 & 5 \\
\hline
\end{array}
\]

\( 2^{\phi_A - 1} \geq r \bar{K} \cdot \max(D[j]) - \frac{K^2}{r + 1} r^{-j-\delta+2} - 2Kr^{-\delta+1} \)

\( (2\rho - 1)2^{-\psi_D - 1} + 2^{-\psi_A - 1} + (2 + \frac{K}{r + 1} r^{-j+1})Kr^{-\delta+1} \leq (K - \frac{1}{2}) \cdot \min(|D[j]|) \)

If we assume that the operands are quasi-normalized,

\[ |D| \in [r^{-2}, 1) \]

then the relations are

\[ 2^{\phi_A - 1} \geq r \bar{K} - \frac{K^2}{r + 1} r^{-j-\delta+2} - 2Kr^{-\delta+1} \]

\( (2\rho - 1)2^{-\psi_D - 1} + 2^{-\psi_A - 1} + (2 + \frac{K}{r + 1} r^{-j+1})Kr^{-\delta+1} \leq (K - \frac{1}{2})r^{-2} \)

Table 2.5 lists the values of various system parameters for on-line division with \( r^{-2} \leq |D| < 1 \).

If we assume that the divisor \( D \) is normalized,

\[ |D| \in [r^{-1}, 1) \]

then the relations become

\[ 2^{\phi_A - 1} \geq r \bar{K} - \frac{K^2}{r + 1} r^{-j-\delta+2} - 2Kr^{-\delta+1} \]

\( (2\rho - 1)2^{-\psi_D - 1} + 2^{-\psi_A - 1} + (2 + \frac{K}{r + 1} r^{-j+1})Kr^{-\delta+1} \leq (K - \frac{1}{2})r^{-1} \)

and Table 2.6 lists the parameter values with \( r^{-1} \leq |D| < 1 \).
Table 2.6: Parameter values for $r^{-1} \leq |D| < 1$

<table>
<thead>
<tr>
<th>$r$</th>
<th>$\rho$</th>
<th>$K$</th>
<th>$\phi_A$</th>
<th>$\psi_A$</th>
<th>$\sigma_A$</th>
<th>$\psi_D$</th>
<th>$\delta$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>5</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>6</td>
<td>7</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>2/3</td>
<td>3</td>
<td>5</td>
<td>8</td>
<td>9</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>7</td>
<td>1</td>
<td>4</td>
<td>5</td>
<td>9</td>
<td>9</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>4/7</td>
<td>4</td>
<td>7</td>
<td>11</td>
<td>11</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>15</td>
<td>1</td>
<td>4</td>
<td>5</td>
<td>9</td>
<td>9</td>
<td>3</td>
</tr>
<tr>
<td>8</td>
<td>8/15</td>
<td>5</td>
<td>9</td>
<td>14</td>
<td>1</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>

Tables 2.5 and 2.6 show that the number of input bits for the digit selection function and the on-line delay may be reduced by preprocessing the divisor to reduce the size of the range of $|D|$.

If the dividend $N$ is on-line and the divisor $D$ is not on-line, then the term $d_{j+\delta} Q_{j-1} r^{-\delta+1}$ does not appear in (2.42). In this situation, the delay time for the recurrence evaluation could be reduced. The expression (2.46) becomes

$$(2 + \frac{K}{2(r+1)} r^{-j+1}) K r^{-\delta+1} + 2^{-\psi_A-1} \leq (K - \frac{1}{2}) D$$

which may result in better performance of the digit selection function.

If the dividend $N$ is not on-line and $D$ is on-line, then the term $n_{j+\delta-1} r^{-\delta+1}$ does not appear in the recurrence expression (2.42). Under our assumption that in the general situation this term does not present any separate inputs to the multiple operand addition, the delay time of the recurrence expression evaluation remains the same. The digit selection function is the same as the case when $N$ is on-line and $D$ is not on-line.

The step time of the on-line division algorithm can be reduced by pipelining. The way system parameters affect performance thus depends on the pipeline scheme adopted for a particular implementation. For example, to adopt a two stage pipeline scheme we modify the on-line recurrence (2.42) as

$$A[j] = rA[j-1] + n_{j+\delta} r^{-\delta+1} - d_{j+\delta} Q_{j-2} r^{-\delta+1} - r q_{j-1} D[j] \quad j \geq 1 \quad (2.49)$$

If we define the intermediate pipeline variable as

$$A'[j] \equiv rA[j-1] + n_{j+\delta} r^{-\delta+1} - d_{j+\delta} Q_{j-2} r^{-\delta+1}$$

and in each step, the following functions are executed.

\[ D[j + 1] = D[j] + d_{j+\ell} r^{-j-\ell} \]
\[ Q[j - 1] = Q[j - 2] + q_{j-1} r^{-j+1} \]
\[ q_j = S_{\text{div}}(\tilde{A}[j], \tilde{D}[j]) \]
\[ A'[j + 1] = r(A'[j] - rq_{j-1} D[j]) + n_{j+\ell} r^{-\delta+1} - d_{j+\ell} Q[j-1] r^{-\delta+1} \]

where \( \tilde{A}[j] \) denotes truncated value of \( A[j] \). The critical path includes one digit-fraction multiply, one carry-save add, and the digit selection.

### 2.6.4 On-line floating-point square root algorithm

Denote the mantissas of the operand and its square root as \( X \) and \( Y \), respectively,

\[ Y = \sqrt{X r^{-p}} \]

where \( p \) is a shift factor used to adjust the range of the output. The on-line representations of the input and output are

\[ X[j] = \sum_{i=1}^{j+\ell-1} x_i r^{-i} = X[j - 1] + x_{j+\ell-1} r^{-j-\ell+1}, \quad x_{j+\ell-1} \in \mathcal{D}_p \]
\[ Y[j] = \sum_{i=1}^{j} y_i r^{-i} = Y[j - 1] + y_j r^{-j}, \quad y_{j+\ell-1} \in \mathcal{D}_p \]

It is sometimes necessary to right shift one digit position the mantissa of the operand such that the output exponent is an integer. Then we have

\[ X r^{-p} \in \left( r^{-p-2} - r^{-p-3}, r^{-p} \right) \quad (2.50) \]
\[ Y \in \left( r^{-\frac{p}{2}-1} \left( 1 - r^{-1} \right)^{\frac{1}{2}}, r^{-\frac{p}{2}} \right) \quad (2.51) \]

The partial residual function is

\[ P[j] = X[j] r^{-p} - Y[j]^2 \]

and

\[ H_1[j] = x_{j+\ell-1} r^{-\delta+1-p} \]
\[ H_2[j] = -(Y[j] + Y[j - 1]) \]
The on-line recurrence expression for square root is

\[ A[j] = r(A[j - 1] - y_{j-1}(Y[j - 1] + Y[j - 2]) + x_{j+\varepsilon-1}r^{-\varepsilon+1-p}, \]

\[ j \geq 1 \quad (2.52) \]

with the initial condition

\[ A[0] = X[0]r^{-p} \]

The digit selection intervals are

\[ L_k = k(Y[j] + Y[j - 1]) - \varepsilon_j \]
\[ U_k = k(Y[j] + Y[j - 1]) + \varepsilon_j \]

From the containment condition we have

\[ r\varepsilon_{j-1} + \rho r^{-\varepsilon+1-p} \leq \rho(Y[j] + Y[j - 1]) + \varepsilon_j \quad (2.53) \]

or

\[ r\varepsilon_{j-1} - \varepsilon_j \leq \rho(Y[j] + Y[j - 1]) - \rho r^{-\varepsilon+1-p} \quad (2.54) \]

From the solution given in Appendix A we get

\[ \varepsilon_j = K(Y[j] + Y[j - 1]) - K^2r^{-j+1} - K r^{-\varepsilon+1-p} \quad (2.55) \]

Assume that the sum \((Y[j] + Y[j - 1])\) is available in non-redundant form and that a truncated version of it, with \(\psi_{2Y}\) fractional bits, is used by the digit selection function. Then from expression (2.31), with \(\mu = 0\) and \(\nu = 2^{-\psi_{2Y}}\), we have

\[ \varepsilon_j - \frac{Y[j] + Y[j - 1]}{2} \geq \begin{cases} (2k - 1)2^{-\psi_{2Y}-1} + 2^{-\psi_A-1}, & 1 \leq k \leq \rho \\ -(2k - 1)2^{-\psi_{2Y}-1} + 2^{-\psi_A-1}, & -\rho + 1 \leq k \leq 0 \end{cases} \quad (2.56) \]

where \(\psi_A\) is the number of fractional bits of \(A[j]\). Substituting (2.55) into (2.56) and taking the worst case values of \(k\) we get

\[ (2\rho - 1)2^{-\psi_{2Y}-1} + 2^{-\psi_A-1} + K r^{-\varepsilon+1-p} + K^2r^{-j+1} \]

\[ \leq (K - \frac{1}{2})(Y[j] + Y[j - 1]) \quad (2.57) \]

Since the relation (2.57) may not have a solution for all values of \(j\), we can choose some small integer \(J\), such that (2.57) can be solved for \(j \geq J\), and then we have

\[ (2\rho - 1)2^{-\psi_{2Y}-1} + 2^{-\psi_A-1} + K r^{-\varepsilon+1-p} + K^2r^{-J+1} \]

\[ \leq (K - \frac{1}{2})(Y[j] + Y[j - 1]), \quad j \geq J \quad (2.58) \]
which can be used to determine the values of $\psi_A$, $\psi_{2Y}$ and the on-line delay $\delta$. For $1 \leq j < J$, the output digit $y_j$ can usually be selected by table lookup. The number of integer bits of $A[j]$, $\phi_A$, is determined by

$$2^{\phi_A - 1} \geq 2\rho \cdot \max(Y[j]) + \varepsilon_j$$

(2.59)

The comparison points for the digit selection function must satisfy

$$\widehat{L}_k \leq I_k 2^{-\psi_A} \leq \widetilde{U}_{k-1} + 2^{-\psi_A}, \quad k \in \{-\rho + 1, \cdots, \rho\}$$

(2.60)

where

$$\begin{align*}
\widehat{L}_k & \geq \left\{ \begin{array}{ll}
(k - K)(Y[j] + Y[j - 1]) + (k - K)2^{-\psi_{2Y}} + K^2 r^{-j+1} + K r^{-\delta+1-p}, & k \geq 1 \\
(k - K)(Y[j] + Y[j - 1]) + K^2 r^{-j+1} + K r^{-\delta+1-p}, & k \leq 0
\end{array} \right.

\widetilde{U}_k & \leq \left\{ \begin{array}{ll}
(k + K)(Y[j] + Y[j - 1]) - 2^{-\psi_{A+1}} - K^2 r^{-j+1} - K r^{-\delta+1-p}, & k \geq 0 \\
(k + K)(Y[j] + Y[j - 1]) + (k + K)2^{-\psi_{2Y}} - 2^{-\psi_{A+1}} - K^2 r^{-j+1} - K r^{-\delta+1-p}, & k \leq -1
\end{array} \right.
\end{align*}$$

and $Y[j] + Y[j - 1]$ denotes the truncated value of $Y[j] + Y[j - 1]$. Algorithm 2.5 is the on-line algorithm for floating-point square root computation. The digit selection function $S_{\text{sqrt}}$ consists of a lookup table for $1 \leq j \leq J - 1$, and expression (2.23) which is used for $j \geq J$.

The recurrence expression evaluation of the square root computation can be performed in two ways. We may use one data conversion unit to accumulate $Y[j]$, and then use two multiplying units to generate the terms of $(y_{j-1}Y[j - 2] + y_{j-1}Y[j - 1])$, as is illustrated in Figure 2.7. The total number of input terms to the multiple input adder is

$$\lambda_1 = 3 + 2 \log_2 r$$

Another approach, shown in Figure 2.8, is to rewrite (2.52) as

$$A[j] = r(A[j - 1] - y_{j-1}(2Y[j - 2] + y_{j-1}r^{-j+1})) + x_{j-\delta+1}r^{-\delta+1}$$

The calculation of $2Y[j - 2] + y_{j-1}r^{-j+1}$ is almost the same as the regular data accumulation, except that the previous accumulated value $Y_{j-2}$ is shifted. So we can use one data conversion unit to accumulate $Y_{j-1}$, which is not used in the current recurrence step, and use a second data conversion unit to generate $2Y_{j-2} + y_{j-1}r^{-j+1}$. In this case the total number of input terms to the multiple input adder is

$$\lambda_2 = 3 + \log_2 r$$
Algorithm 2.5 (On-line floating-point square root)

**step 1.** [Initialization and shifting]

`if (e_x + p) odd then`

\[
A[0] \leftarrow \sum_{i=1}^{\delta/p-1} x_i r^{-i-p-1}
\]

`else`

\[
A[0] \leftarrow \sum_{i=1}^{\delta/p-1} x_i r^{-i-p}
\]

\[
e_y \leftarrow \left\lceil \frac{(e_x + p)/2} \right\rceil + 1
\]

\[
Y[0] \leftarrow 0; \quad Y[-1] \leftarrow 0
\]

\[
y_0 \leftarrow 0
\]

**step 2.** [output generation]

`for j = 1, \ldots, m do`

\[
A[j] \leftarrow r (\hat{A}[j - 1] - y_{j-1} (\hat{Y}[j - 2] + \hat{Y}[j - 1])) + x_{next} r^{-\delta+1}
\]

\[
y_j \leftarrow S_{sqr}(A[j], Y[j - 1])
\]

\[
Y_j \leftarrow Y_{j-1} + y_j r^{-j}
\]

end.

Table 2.7 shows the number of carry-save adder levels required for different radices with $K = 1$.

For the digit selection function, the key issue for efficient implementation is to minimize the number of bit positions of $\hat{A}[j]$, which is

\[
\sigma_A = \phi_A + \psi_A
\]

Tables 2.8 and 2.9 show various parameter values for $p = 0$ and $p = 2$, respectively.

2.6.5 Remarks

From the on-line algorithm derivations and discussions we make the following general observations.

1. A larger radix $r$ for the on-line computation results in more input bits for the output digit selection function, possibly more levels of CSA levels for the on-
Figure 2.7: On-line square root computation: first approach

line recurrence evaluation, and hence longer step time. On the other hand, a larger radix also significantly reduces the total number of computation steps to achieve the same precision.

2. For a given radix $r$, a larger redundancy factor $K$ results in reduced number of input bits for the digit selection function and smaller on-line delay. However, a larger $K$ may also increase the number of CSA levels of the recurrence evaluation.

3. For some of the values of $r$ and $K$, it is possible to reduce the number of input bits of the selection function by increasing the on-line delay.

<table>
<thead>
<tr>
<th>radix $r$</th>
<th>num. of inputs</th>
<th>CSA levels of $\lambda_1$</th>
<th>CSA levels of $\lambda_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>5</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>7</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>8</td>
<td>9</td>
<td>6</td>
<td>4</td>
</tr>
<tr>
<td>16</td>
<td>11</td>
<td>7</td>
<td>5</td>
</tr>
<tr>
<td>32</td>
<td>13</td>
<td>8</td>
<td>5</td>
</tr>
</tbody>
</table>

Table 2.7: Number of CSA levels needed for square root ($K = 1$)
Figure 2.8: On-line square root computation: second approach

<table>
<thead>
<tr>
<th>$r$</th>
<th>$\rho$</th>
<th>$K$</th>
<th>$\phi_A$</th>
<th>$\psi_A$</th>
<th>$\sigma_A$</th>
<th>$\psi_{2Y}$</th>
<th>$\delta$</th>
<th>$J$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>6</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>1</td>
<td>4</td>
<td>3</td>
<td>7</td>
<td>7</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2/3</td>
<td>4</td>
<td>8</td>
<td>12</td>
<td>12</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>8</td>
<td>7</td>
<td>1</td>
<td>5</td>
<td>3</td>
<td>8</td>
<td>9</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>4/7</td>
<td>5</td>
<td>8</td>
<td>13</td>
<td>13</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>16</td>
<td>15</td>
<td>1</td>
<td>6</td>
<td>4</td>
<td>10</td>
<td>10</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>8/15</td>
<td>6</td>
<td>10</td>
<td>16</td>
<td>15</td>
<td>3</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 2.8: Parameter values for $p = 0$

<table>
<thead>
<tr>
<th>$r$</th>
<th>$\rho$</th>
<th>$K$</th>
<th>$\phi_A$</th>
<th>$\psi_A$</th>
<th>$\sigma_A$</th>
<th>$\psi_{2Y}$</th>
<th>$\delta$</th>
<th>$J$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>5</td>
<td>7</td>
<td>7</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>5</td>
<td>7</td>
<td>9</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2/3</td>
<td>2</td>
<td>10</td>
<td>12</td>
<td>15</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>8</td>
<td>7</td>
<td>1</td>
<td>2</td>
<td>6</td>
<td>8</td>
<td>12</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>4/7</td>
<td>2</td>
<td>12</td>
<td>16</td>
<td>14</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>16</td>
<td>15</td>
<td>1</td>
<td>2</td>
<td>8</td>
<td>10</td>
<td>14</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>8/15</td>
<td>2</td>
<td>14</td>
<td>16</td>
<td>19</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>

Table 2.9: Parameter values for $p = 2$
Chapter 3

On-line algorithms for sequences of arithmetic operations

In Chapter 2 we discussed the fundamental characteristics of on-line arithmetic algorithms, and described the algorithms for the basic arithmetic operations. It was mentioned that on-line arithmetic is especially suitable for computations where long sequences of arithmetic operations are involved, since such operations are effectively overlapped at the digit level. In this chapter we discuss methods to improve the performance and complexity of an on-line computation when sequential operations are being implemented. In particular, we investigate the development of on-line algorithms for realizing computations consisting of multiple arithmetic operations as special purpose digital devices.

Given on-line algorithms for addition, multiplication, division and square root operations, a computation consisting of these operations can be realized using the network of on-line algorithm approach. The step time of such a computation will be the maximum step time of all the on-line algorithms involved. A large number of basic operations usually results in a large number of arithmetic units and a large on-line delay. To improve the implementation efficiency of an on-line computation, we would like to reduce the complexity and on-line delay while keeping the step time to a minimum.

In the design of special purpose arithmetic units that realize fixed computations, the arithmetic operations to be performed and the structure of the computation are fixed and known to the designer. This knowledge can often be used to improve the implementation of the computation. For example, consider the computation

\[ z = \sqrt{x^2 + y^2} \quad (3.1) \]

We can realize (3.1) by a network of single-operation on-line algorithms, as is
illustrated in Figure 3.1. The implementation will consist of 4 on-line units and have an on-line delay of

$$\Delta_{net} = \delta_{sq} + \delta_{add} + \delta_{sqr}$$

The performance can often be improved by realizing (3.1) as composite on-line algorithms, which adopt special interfaces that take into consideration the fixed interconnection between arithmetic operations to reduce the step time and on-line delay of the computation.

A third approach is to realize the computation as a multi-operation on-line algorithm, as shown in Figure 3.2. The complexity of the computation can of-
time than an on-line algorithm realizing any single operation involved in the comput-

ation.

In essence, the major goals for combining several arithmetic operations into a
single algorithm are the effectiveness and efficiency of the implementation of the
algorithm, and for developing composite algorithms, it is to tailor the parameters
of the interfaces between algorithms in such a way that the overall performance is
improved.

For multi-operation on-line algorithms, we need to address the following issues.

- The exponent calculation of a multi-operation algorithm is usually more com-
  plex than that of a single-operation algorithm.

- The on-line recurrence expression of a multi-operation algorithm is also more
  complex. Certain restrictions must be established on the form of the on-line
  recurrence, depending on implementation constraints. These restrictions in
  turn limit the types of arithmetic expressions that can be considered for
  multi-operation on-line algorithm realization.

- The internal operations to be performed by a multi-operation on-line algo-
  rithm is usually more complex and hence more time consuming than single-
  operation algorithms. In order to develop algorithms that meet performance
  requirements, we need to understand how system parameters affect the tim-
  ing of the algorithm.

To develop composite on-line algorithms we need to understand the following.

- How digit set parameters of the input variables affect the performance pa-
  rameters and implementation of an on-line algorithm.

- How digit set parameters of the output variable affect the performance pa-
  rameters and implementation of an on-line algorithm.

It is often possible to improve the throughput of an on-line computation by the
use of pipeline schemes. Since choosing the proper pipeline scheme requires the
knowledge of low level design details, we leave its discussion with the development
of individual on-line algorithms, and focus on the effect of design parameters on
the implementation of the components of on-line algorithms.

This chapter is organized as the following. Section 3.1 gives a brief description
of the exponent calculation of on-line algorithms. Then we discuss specific forms
of arithmetic expressions that are suitable to be realized by an on-line algorithm.
Section 3.3 extends the results of Section 2.1 to allow more generalized digit set parameters for the input and output interfaces. In Sections 3.4 and 3.5 we give guidelines for developing multioperation and composite on-line algorithms with examples of such algorithms.

3.1 Exponent calculation of on-line algorithms

The exponent calculations of the single-operation on-line algorithms described in Chapter 2 consist of very few simple operations such as addition, subtraction and shifting. For multi-operation on-line algorithms usually more of these simple operations are performed which may require multiple steps to execute. In order that the exponent calculation meets the performance criteria of a computation, we assume that it is always possible to break the exponent calculation into stages such that each stage can be performed within the required step time, and that within limited range the number of steps can be adjusted by changing the step time of the computation.

The effect of a multi-step exponent calculation on the on-line delay of the overall computation depends on certain characteristics of the computation being realized by the multi-operation algorithm. Let \( n_E \) be the number of steps of the exponent calculation and \( \delta \) the on-line delay of the mantissa calculation. According to the dependency between the exponent and mantissa calculations and the values of \( n_E \) and \( \delta \), we have the following situations.

Case 1. The mantissa calculation is performed in parallel with the exponent calculation, and

\[
 n_E \leq \delta
\]

The exponent of the result is ready when the first mantissa digit of the result is generated, and there is no extra delay. Figure 3.3 illustrates this case.

![Figure 3.3: Exponent calculation: Case 1](image)

Case 2. The mantissa calculation is performed in parallel with the exponent calculation, but

\[
 n_E > \delta
\]
The exponent calculation does not finish before the first output mantissa digit is generated, and it causes an extra on-line delay of $n_E - \delta$ steps, as is illustrated in Figure 3.4.

![Diagram](https://via.placeholder.com/150)

**Figure 3.4: Exponent calculation: Case 2**

**Case 3.** The start of the mantissa calculation depends on the result of the exponent calculation. This situation occurs when the computation contains addition and part of the exponent calculation and alignment have to be performed before the mantissa calculation begins. The exponent calculation causes extra on-line delay for the multi-operation on-line algorithm, as is illustrated in Figure 3.5.

![Diagram](https://via.placeholder.com/150)

**Figure 3.5: Exponent calculation: Case 3**

### 3.2 Considerations for the on-line recurrence expression

From expression (2.10), the general form of the on-line recurrence expression is

$$A[j] = r(A[j - 1] + z_{j-1} H_2[j - 1]) + H_1[j]$$

where the operations involved in the on-line recurrence is determined by the partial residual function

$$H_1[j] + z_{j} H_2[j] = r^j(P[j] - P[j - 1])$$

Since $P[j]$ is composed of addition, subtraction, multiplication, and shifting operations, it can be expressed as the sum

$$P[j] = \sum_{i=1}^{p} W^{(i)}[j]$$

(3.2)
where each $W^{(i)}[j]$ term is a product. Expression (3.2) can be expressed in incremental form as

$$P[j] = \sum_{i=1}^{p} \left( W^{(i)}[j] - 1 + w^{(i)}_{j} r^{-j} \right)$$

$$= P[j - 1] + \sum_{i=1}^{p} w^{(i)}_{j} r^{-j}$$

thus

$$\mathcal{H}_1[j] + z_j \mathcal{H}_2[j] = \sum_{i=1}^{p} w^{(i)}_{j}$$

If a product term consists of a single factor, then

$$W[j] \equiv X[j]$$

$$= X[j - 1] + x_{j+\delta-1} r^{-j-\delta+1}$$

$$= W[j - 1] + w_{j} r^{-j}$$

(3.3)

where $X[j]$ is a single number and

$$w_{j} = x_{j+\delta-1} r^{-\delta+1}$$

(3.4)

If $W[j]$ contains 2 factors then

$$W[j] \equiv X[j] \cdot Y[j]$$

$$= (X[j - 1] + x_{j+\delta-1} r^{-j-\delta+1}) \cdot (Y[j - 1] + y_{j+\delta-1} r^{-j-\delta+1})$$

$$= W[j - 1] + w_{j} r^{-j}$$

(3.5)

where $X[j], Y[j]$ denote single numbers and

$$w_{j} = x_{j+\delta-1} Y[j] r^{-\delta+1} + y_{j+\delta-1} X[j - 1] r^{-\delta+1}$$

(3.6)

Expression (3.5) can be conveniently computed during each step by adding two terms to the accumulated product value from the previous step, each term being the product of a full precision number and a single digit.

It is easy to show that for the on-line computation of a product of 3 or more factors, it is more efficient to compute it as a sequence of 2-input multiplications. Hence in order to achieve short step times, we require that each $W^{(i)}[j]$ term in (3.2) contain no more than 2 factors. Then the partial residual function can be expressed as

$$P[j] = \sum_{i=1}^{p} X^{(i)}[j] \cdot Y^{(i)}[j]$$

(3.7)
where $X^{(i)}[j]$ denotes a fractional number, and $Y^{(i)}[j]$ can be either a fractional number or 1, in which case the product term is just a single fractional number. Under this condition, the on-line recurrence expression consists of addition, subtraction, multiply a number by a single digit, and shifting operations. This requirement limits the arithmetic expressions that can be considered for multi-operation on-line algorithm implementation.

Consider the following types of arithmetic expressions.

**Type 1.** The arithmetic expression contains only addition and multiplication, and no division or square root operation,

$$Z = \sum_{i=1}^{p} X^{(i)} \cdot Y^{(i)}$$  \hspace{1cm} (3.8)

where $X^{(i)}$ and $Y^{(i)}$ are single numbers. Its partial residual function is

$$P[j] = \sum_{i=1}^{p} X^{(i)}[j] \cdot Y^{(i)}[j] - Z[j]$$

which is in the form of (3.7).

**Type 2.** The expression contains division,

$$Z = \frac{A}{B} + C$$  \hspace{1cm} (3.9)

where $A$, $B$, and $C$ are arithmetic expressions. The partial residual function is


For this expression to be in the form of (3.7), the following conditions must hold.

1. $A$ is of the form

$$A = \sum_{i=1}^{p} X^{(i)} \cdot Y^{(i)}$$

where $X^{(i)}$ and $Y^{(i)}$ denote single numbers.

2. $B$ is of the form

$$B = \sum_{i=1}^{q} V^{(i)}$$

where $V^{(i)}$ denotes a single number.
3. $C$ is of the form

$$ C \equiv \sum_{i=1}^{n} W^{(i)} \quad (3.10) $$

where $W^{(i)}$ denotes a single number.

Hence the expressions $A$, $B$ and $C$ may not contain division or square root operations.

From expression (3.6), each product of two variables in a computation results in two number by digit multiplications and two input terms to be added in the on-line recurrence evaluation. Hence the product $C[j] \cdot B[j]$ will result in $2qn$ number by digit multiplications and $2qn$ terms to be added, along with complicated mantissa alignment and exponent operations. It is more efficient to compute the expression (3.10) separately and then add the result with the quotient without the extra multiplications. For this reason, we eliminate the term $C$ from (3.9) and define Type 2 expressions to be

$$ Z = \frac{A}{B} \quad (3.11) $$

of which the partial residual function becomes


**Type 3.** The expression contains the square root operation,

$$ Z = \sqrt{A} + C \quad (3.12) $$

where $A$ and $C$ are arithmetic expressions. The partial residual function is


For this expression to be in the form of (3.7), the following must hold.

1. $A$ is of the form

$$ A \equiv \sum_{i=1}^{p} X^{(i)} \cdot Y^{(i)} $$

where $X^{(i)}$ and $Y^{(i)}$ denote single numbers.
2. $C$ is of the form

$$C = \sum_{i=1}^{g} V^{(i)}$$

where $V^{(i)}$ denotes a single number.

Hence the expressions $A$ and $C$ may not contain division or square root operations.

For the same argument that was presented for Type 2 expressions, it is better not to combine the square root operation with the addition of $C$ in a multi-operation on-line algorithm. Then the definition of Type 3 expression becomes

$$Z = \sqrt{A}$$

(3.13)

and the partial residual function is


To summarize, under the assumption that the operations allowed in the recurrence expression are add, shift, and multiply a number by a single digit, the arithmetic expressions that can be considered for implementation by a multi-operation on-line algorithm may contain at most one division or square root operation, and must be in the form of (3.8), (3.11), or (3.13).

### 3.3 Generalization of the output digit selection

In the discussion of Section 2.1, it was assumed that all input and output variables of an on-line algorithm have the same symmetrical digit set. Now we extend these results to allow each input and output variable to have a different, more general digit set defined as

$$D_x \equiv \{\alpha_x, \alpha_x + 1, \ldots, \beta_x\}$$

(3.14)

where $\alpha_x, \beta_x$ are integers and we use subscripts to denote the variable which the digit set is associated with. The on-line representation of a variable $x$ is

$$X[j] = \sum_{i=1}^{j+i-1} x_i r^{-i} = X[j-1] + x_{j+i-1} r^{-j-i+1}, \quad x_i \in D_x$$

The digit selection function for the digit set $D_x$ is the following.
**Definition 3.1 (Modified digit selection function)** Assume that $A[j]$ has $\psi_A$ fractional bits, and

$$A[j] - \eta \leq \hat{A}[j] \leq A[j] + \xi$$

where $\eta, \xi \geq 0$. The digit selection function $S$ consists of a set of comparison points \( \{I_k2^{-\psi_A}\} \), for $\alpha_z + 1 \leq k \leq \beta_z$, such that

$$S(\hat{A}[j]) = \begin{cases} 
\alpha_z & \text{if } \hat{A}[j] < I_{\alpha_z+1}2^{-\psi_A} \\
\kappa & \text{if } I_k2^{-\psi_A} \leq \hat{A}[j] < I_{k+1}2^{-\psi_A}, \alpha_z + 1 \leq k \leq \beta_z - 1 \\
\beta_z & \text{if } \hat{A}[j] \geq I_{\beta_z}2^{-\psi_A}
\end{cases} \quad (3.15)$$

where the comparison points $I_k2^{-\psi_A}$ satisfy the condition (2.24) for

$$k \in \{\alpha_z + 1, \cdots, \beta_z\}$$

The containment condition becomes

$$L_\alpha \leq \hat{A}[j] \leq U_\beta \quad (3.16)$$

and from (2.13) and (2.17) we have

$$\begin{cases} 
\rho \varepsilon_{j-1} - \varepsilon_j(\alpha_z) & \leq \alpha_z \hat{H}_2[j] + \min(\hat{H}_1[j]) \\
\rho \varepsilon_{j-1} - \varepsilon_j(\beta_z) & \leq -\beta \hat{H}_2[j] - \max(\hat{H}_1[j])
\end{cases} \quad (3.17)$$

Since the expression for $\hat{H}_1[j]$ contains only digits and accumulated values of input and output variables, its boundary values can be derived from boundary values of these variables and their digit sets. If solving (3.17) gives different solutions for $\varepsilon_j$, the smaller one is used. In the following discussion we will assume that the solutions are equal.

The relations (3.17) can be solved for $\varepsilon_j$ as a function of $\alpha_z$, $\beta_z$, and the parameters of the input digit set. Then from (3.16) and (2.31) we can determine the number of input bits for the digit selection function and the values of other parameters.

In Appendix B, parameter relations are derived for computations of Types 1, 2, and 3. From these derivations, we make the following remarks.

- The choice of digit sets for the input and output variables should make the two upper bounds for $\varepsilon_j$ equal. This is because the error bound is defined on the absolute value of the computation error.

- Larger redundancy in the digit set of the output variable increases the value of $\varepsilon_j$ and hence reduces the complexity and delay of the digit selection function.
The effect of the input digit set parameters depends on the expression for \( H[j] \). Larger number of terms and larger redundancy in the digit sets of the variables in \( H[j] \) reduces the value of \( \varepsilon_j \) and hence increases the required precision for the digit selection function. Within limited range, increasing the on-line delays of the variables may result in larger values of \( \varepsilon_j \).

For a given number of input bits for the digit selection function, larger redundancy in the output digit set may reduce the on-line delay.

Under the assumption that digits of the input and output variables belong to the symmetrical digit set \( D_j \), a larger redundancy factor \( K \) results in a larger value of \( \varepsilon_j \) and shorter delay for the digit selection function.

To a limited extent, a tradeoff exists between the on-line delay and the required precision of the digit selection function.

For Type 2 expressions, the range of the denominator \( B[j] \) affects the digit selection function. The input to the digit selection may include most-significant bits from both \( B[j] \) and \( A[j] \). In general, a smaller range for \( B[j] \) reduces the complexity and delay of the digit selection function.

For Type 3 expressions, the range of the output \( Z[j] \) affects the digit selection function. The input to the digit selection may include most-significant bits from both \( Z[j] \) and \( A[j] \). In general, a smaller range for \( Z[j] \) reduces the complexity and delay of the digit selection function.

### 3.4 Development of multi-operation on-line algorithms

A multi-operation on-line algorithm realizes multiple arithmetic operations with a single on-line recurrence expression and a single output digit selection function. Comparing with an implementation that utilizes only single-operation on-line algorithms, the multi-operation algorithm approach has the potential of reducing hardware complexity and on-line delay.

Whether a specific arithmetic expression \( F \) can be realized by a multi-operation on-line algorithm conforming to the requirements specified in Section 2.1 is contingent upon finding the proper transformation function \( G \) satisfying the conditions of Definition 2.3. Further implementation criteria are established in Section 3.2, and the types of arithmetic expressions that can be considered for multi-operation algorithms realization based on these criteria are discussed.
Since a multi-operation on-line algorithm realizes more arithmetic operations than a single-operation algorithm, it is very likely that it requires more computations to be performed during each step and longer delay. Hence our main concern for the implementation of a multi-operation on-line algorithm is to keep the step time short. The step time of an on-line algorithm consists of the delays of the data accumulation and conversion, the on-line recurrence expression evaluation, and the output digit selection.

The data accumulation and conversion function is relatively simple, and we assume that the variation in time needed to perform its operations for different types of on-line algorithms is negligible.

Functions of the on-line recurrence evaluation consist of number by digit multiplication and multiple operand addition. The number by digit multiplication is realized by multiplexers which generate \( \log_2 r \) binary multiples of the multiplicand, and feeding these terms into the multiple operand adder. We assume that the delay of this operation is constant. The delay of the multiple operand addition is affected by the number of terms to be added, the number system in which the addition is performed, and the type of adders used. More input terms to the adder usually means longer delay.

The digit selection time is assumed to be determined by the number of input bits, which may include bits from the input and output variables in addition to those from the result of the on-line recurrence evaluation. From the discussion in Sections 2.1 and 3.3, larger redundancy for the output digit set, smaller redundancy for the input digit sets, and larger on-line delay for the inputs may result in larger values of the scaled error bound \( \varepsilon_j \) and hence smaller number of input bits for the digit selection function. For Type 2 and Type 3 computations, the range of the variables in the \( H_{2}[j] \) expression also affects the selection function significantly. Smaller ranges of these variables results in reduced number of input bits for the selection.

In summary, the exponent and alignment operations of a multi-operation on-line algorithm may be more complex than those of single-operation on-line algorithms, but since these functions are performed only at the start of an on-line operation, not throughout all steps of the on-line recurrence, we assume that in the worst case the on-line delay is increased to accommodate these operations and the step time of the computation is not affected. The step time of a multi-operation on-line algorithm is mainly affected by the on-line recurrence expression and the digit selection function, and the key issues are the number of carry-save adder levels needed by the recurrence expression evaluation and the number of input bits required by the digit selection function.
Example of multi-operation on-line algorithm

Denote the mantissas of the operands and result as $X$, $Y$, and $Z$, respectively, and suppose we want to compute the expression

$$Z = \sqrt{(X^2 + Y^2)r^{-p}}$$

(3.18)

where $p$ is a shift factor used to adjust the range of the output. The on-line representations of the input and output are

$$X[j] \equiv \sum_{i=1}^{j+\delta-1} x_i r^{-i} = X[j-1] + x_{j+\delta-1}r^{-j-\delta+1}, \quad x_{j+\delta-1} \in D_p$$

$$Y[j] \equiv \sum_{i=1}^{j+\delta-1} y_i r^{-i} = Y[j-1] + y_{j+\delta-1}r^{-j-\delta+1}, \quad y_{j+\delta-1} \in D_p$$

$$Z[j] \equiv \sum_{i=1}^{j} z_i r^{-i} = Z[j-1] + z_{j}r^{-j}, \quad z_{j} \in D_p$$

Assuming $X$ and $Y$ are quasi-normalized, positive numbers,

$$X \in (r^{-2}, 1)$$

$$Y \in (r^{-2}, 1)$$

then

$$\left(X^2 + Y^2\right)r^{-p} \in \left[r^{-4-p}, 2r^{-p}\right]$$

$$Z \in \left[r^{-2-p}, \sqrt{2}r^{-p}\right]$$

(3.19)

The partial residual function is

$$P[j] = (X[j]^2 + Y[j]^2)r^{-p} - Z[j]^2$$

$$= P[j-1] - z_j(Z[j] + Z[j-1]) + x_{j+\delta-1}(X[j] + X[j-1])r^{-\delta+1-p}$$

$$+ y_{j+\delta-1}(Y[j] + Y[j-1])r^{-\delta+1-p}$$

and

$$H_1[j] = x_{j+\delta-1}(X[j] + X[j-1])r^{-\delta+1-p} + y_{j+\delta-1}(Y[j] + Y[j-1])r^{-\delta+1-p}$$

$$H_2[j] = -(Z[j] + Z[j-1])$$

The on-line recurrence expression is


$$+ x_{j+\delta-1}(X[j-1] + X[j])r^{-\delta+1-p}$$

$$+ y_{j+\delta-1}(Y[j-1] + Y[j])r^{-\delta+1-p}, \quad j \geq 1$$
Table 3.1: Parameter values for $p = 2$ and $Z \in [r^{-3}, \sqrt{2}r^{-1}]$

<table>
<thead>
<tr>
<th>$r$</th>
<th>$p$</th>
<th>$K$</th>
<th>$\phi_A$</th>
<th>$\psi_A$</th>
<th>$\sigma_A$</th>
<th>$\psi_{2z}$</th>
<th>$\delta$</th>
<th>$J$</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>5</td>
<td>8</td>
<td>5</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>1</td>
<td>3</td>
<td>7</td>
<td>10</td>
<td>10</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td>2/3</td>
<td>2</td>
<td>10</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>8</td>
<td>7</td>
<td>1</td>
<td>3</td>
<td>10</td>
<td>13</td>
<td>15</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>4/7</td>
<td>2</td>
<td>12</td>
<td>14</td>
<td>19</td>
<td>14</td>
<td>4</td>
<td>5</td>
</tr>
</tbody>
</table>

with the initial condition

$$A[0] = (X[0]^2 + Y[0]^2)r^{-p}$$

Since

$$\max(H_1[j]) = -\min(H_1[j]) = 4\rho r^{-\delta+1-p}$$

we get the scaled error bound as

$$\varepsilon_j = K(Z[j] + Z[j - 1]) - K^2 r^{-j+1} - 4K r^{-\delta+1-p}$$

Assume that $A[j]$ is in carry-save form, $(Z[j] + Z[j - 1])$ is in non-redundant form, and their estimates are obtained by truncation, then $\eta = 2^{-\psi_{A+1}}$, $\xi = 0$, $\mu = 2^{-\psi_{2z}}$ and $\nu = 0$, and we have the parameter relations

$$(2\rho - 1)2^{-\psi_{2z}-1} + 2^{-\psi_{A+1}} + 4K r^{-\delta+1-p} + K^2 r^{-j+1}$$

$$\leq (K - \frac{1}{2})(Z[j] + Z[j - 1])$$

$$2^{\phi_{A-1}} \geq 2rKZ[j] - K^2(r-2)r^{-j+1} - 4K r^{-\delta+1-p}$$

(3.20)

Since relation (3.20) does not have a general solution for all values of $j$, it can be solved for $j \geq J$, where $J$ is some small integer value, while the selection function for $j < J$ is defined separately. Then we have

$$(2\rho - 1)2^{-\psi_{2z}-1} + 2^{-\psi_{A+1}} + 4K r^{-\delta+1-p} + K^2 r^{-J+1}$$

The implementation of the recurrence expression consists of $2 + 3 \log_2 r$ levels of carry-save adders. Table 3.1 shows parameter values for the on-line computation of expression (3.18) for $p = 2$.

Table 3.2 lists the parameter values for the computation (3.18) with a network of 2 multiplication, 1 addition, and 1 square root algorithms. The parameters $\sigma_A$,
\[ \psi_{2Z} \text{ and } J \text{ are the values for the square root algorithm, since it has the longest delay. The total on-line delay } \Delta_{net} \text{ is the calculated from the values given in Tables 2.2, 2.4 and 2.8. The multi-operation approach will have a longer step time but shorter on-line delay than the network approach.} \]

### 3.5 Development of composite on-line algorithms

Composite on-line algorithms improve the performance of an on-line computation by integrating successive arithmetic operations with special interfaces that take into consideration the characteristics of the specific operations involved. Usually both the on-line delay and step time of the computation can be reduced.

The interface between two on-line algorithms consists of the digits generated by one algorithm which are sent to the other algorithm as input. This interface is characterized by the digit set that the digits belong to.

When developing composite on-line algorithms, the objective is to reduce the global step time of the computation, which is determined by the largest step time of a single on-line algorithm within the computation. Usually the step times of different on-line algorithms are not the same, so the algorithm with the largest step time becomes critical in the sense that if this step time is reduced, then the overall computation is improved.

There are two possible ways to reduce the step time of the critical algorithm.

1. Changing the digit set parameters of the input variables such that the step time of the algorithm is reduced. This may cause the step times of the previous algorithms to increase.

2. Changing the digit set parameters of the output variable such that the step
time of the algorithm is reduced. This may cause the step time of the following algorithm of the computation to increase.

Usually the output interface has a greater effect than the input interface on the delay of the digit selection function, which is most time consuming component of the step time.

**Example of composite on-line algorithm**

As an example, consider the expression

\[ Z = XY + WV \]

where we assume

\[ X \in (r^{-2}, 1) \]
\[ Y \in (r^{-2}, 1) \]
\[ V \in (r^{-2}, 1) \]
\[ W \in (r^{-2}, 1) \]

Table 3.3 lists the parameters for the network and the composite on-line algorithm schemes, with \( r = 4 \) and \( \rho = 2 \) for the input and output. For the network scheme, the input and output of the addition and multiplication all have \( \rho = 2 \), and the total on-line delay is

\[ \Delta_{net} = 4 + 5 = 9 \]

For the composite approach, the output of the multiplication operation and the input of addition have \( \rho = 3 \). The calculation of the difference of the exponents in on-line addition overlaps can be performed before the the mantissa of the inputs to the adder is generated, hence

\[ \Delta_{comp} = 2 + 5 - 1 = 6 \]
Chapter 4
Gate array implementation of on-line algorithms

In this chapter we present gate array designs of on-line arithmetic units for radix-2 floating-point addition, multiplication, division and square root operations. Performance and complexity characteristics of the implementations of on-line arithmetic units are discussed. A signed radix-2 digit is referred to as a *sbit*. It is assumed that the operands and results of the computations each has an 8-bit exponent and a 24-sbit mantissa. The mantissa of an operand or result is transmitted on-line, while the exponent is transmitted in parallel form simultaneously with the first sbit of the mantissa. The exponent of the result is computed in parallel form, while the mantissa is computed on-line. We choose radix-2 because it can serve as a basic measuring stick for higher radix on-line arithmetic designs. To estimate the implementation characteristics, the designs are captured and simulated with the WORKVIEW\(^1\) CAD tools[31] and the LSI\(^2\) Design Kit[32] by Viewlogic Systems, Inc.. The gate level complexity of the designs are measured in terms of *equivalent gate*, which is equivalent to two n-channel and two p-channel transistors. Under these assumptions, the timing and complexity measurements are based on the data given for the LSI LL9000 series gate array libraries\(^3\).

We first discuss the general structure of on-line arithmetic units, and the design of components common to the implementation of some of the arithmetic operations. Then the gate array design of radix-2 on-line division unit is presented including the derivation of binary level algorithms and design parameters. We discuss in

\(^1\)WORKVIEW is a trademark of Viewlogic Systems, Inc.

\(^2\)LSI is a trademark of LSI Logic Corporation.

\(^3\)The currently available LSI LCA10000 series is much faster than the LL9000 series used in this work.
detail the performance and complexity of the design. Then designs of on-line units for addition, multiplication and square root operations are presented. It is assumed that the recurrence computations are implemented in redundant form.

### 4.1 Organization of an on-line arithmetic unit

The design of an on-line arithmetic unit is organized as a linear array of modules as is shown in Figure 4.1. The first module $M_1$ contains components for exponent calculation and output digit selection, and digit slices for the most significant portion of the mantissa computation. The modules $M_2, \ldots, M_s$ each consists of a number of digit slices for the mantissa computation. Each digit slice contains circuit components realizing data accumulation and conversion, fraction digit multiplier, and carry-save adder. Each module is connected to its immediate neighbors only. The precision of the computation can be increased by simply adding more modules to the array, while the step time and on-line delay remain the same.

The number of digit slices required in an on-line computation for a given precision is usually less than that required for a parallel implementation. It depends on the precision of the digit selection function and the number of output digits to be computed[3]. Denote $m$ as the number of digits to be computed. $\phi_A$ and $\psi_A$ the number of integer and fractional bits of $\overline{A[j]}$ required by the digit selection function where $\overline{A[j]}$ is the low precision estimate of the on-line recurrence evaluation result, and $\delta$ the on-line delay. When all operands of the computation are on-line, the total number of digit slices $n$ is

$$n = \left\lceil \frac{m + \psi_A + \delta}{2} \right\rceil + \phi_A$$  \hspace{1cm} (4.1)

![Figure 4.1: Modular structure of an on-line arithmetic unit](image-url)
4.2 Design of functional components

A floating-point on-line arithmetic computation consists of exponent and mantissa calculation. Since the exponent calculation is performed in parallel form, the main component of its implementation is a parallel adder. Functional components of the mantissa calculation include the data accumulation and conversion, fraction by digit multiplication, carry-save adder, low precision carry assimilation adder, and output digit generation logic.

4.2.1 Data accumulation and conversion unit

In Algorithm 2.3.1 of Section 2.3, two variables, $A[j-1]$ and $B[j-1]$, are needed during step $j$. These variables can be kept in two registers. If only the final accumulative value of the input digits is needed, we can use the scheme suggested in [30], in which the partial accumulative values are shifted during each step, and the incoming digits are always inserted at the least significant digit position. In most on-line algorithms, the accumulative values of the input are used in the on-line recurrence. In order to avoid the variable shift and add operations, the values of $A[j]$ are stored in alignment with respect to the recurrence evaluation adder. This requires that the digit position where the incoming digits are loaded to move from left to right one position per recurrence. The control can be implemented with a shift register which has one of the bits set to 1 to indicate the loading position and the rest of the bits set to 0, as is illustrated in Figure 4.2.

Our design of the data accumulation and conversion component is based on the scheme described by Tullsen[33], which implements a radix-2 conversion algorithm that is functionally equivalent to and derived from the algorithm in [30], but results in slightly simpler design.

In this algorithm, $B[j]$ is not explicitly formed during each step. Instead, each bit position of $A[j]$, denoted as $A_i[j]$, has a flag $C_i$, which indicates whether the current bit is confirmed($c$) or unconfirmed($u$). An init signal is applied to all bit
Table 4.1: Conversion transition table

<table>
<thead>
<tr>
<th>init/ld</th>
<th>previous bit-flag</th>
<th>input 0</th>
<th>1</th>
<th>-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0/0</td>
<td>0c</td>
<td>0c</td>
<td>0c</td>
<td>0c</td>
</tr>
<tr>
<td></td>
<td>0u</td>
<td>0u</td>
<td>0c</td>
<td>1c</td>
</tr>
<tr>
<td></td>
<td>1c</td>
<td>1c</td>
<td>1c</td>
<td>1c</td>
</tr>
<tr>
<td></td>
<td>1u</td>
<td>1u</td>
<td>1c</td>
<td>0c</td>
</tr>
<tr>
<td>1/*</td>
<td>0c</td>
<td>0c</td>
<td>0c</td>
<td>0c</td>
</tr>
<tr>
<td>0/1</td>
<td>0u</td>
<td>1u</td>
<td>1u</td>
<td>1u</td>
</tr>
</tbody>
</table>

positions at the beginning of the computation, and a ld signal, generated by a shift register, is applied to each bit position in succession (i.e., the ld signal is set to 1 for bit i when the ith input sbit becomes available). For each bit, its value and flag are set according to the transition table given in Table 4.1.

Let $C[j]$ denote the vector of flags associated with $A[j]$, and $Z[j]$ the shift register, where

$$Z_l[j] = \begin{cases} 1 & \text{if } l = j \\ 0 & \text{if } l \neq j \end{cases}$$

Algorithm 4.1 is the binary level data accumulation and conversion algorithm.

The gate array design of the bitslice of the radix-2 on-the-fly conversion unit is shown in Figure 4.3.

### 4.2.2 Fraction by digit multiplier

The fraction by digit multiplier realizes the computation of

$$Z = x_j \cdot Y, \quad x_j \in \mathcal{D}_r$$

where $x_j$ is a single signed digit, and $Y$ and $Z$ are fractional numbers. Let $l$ denote the largest possible number of 1s in the representation of $x_j$. This multiplication can be implemented by using multiplexers to generate $l$ binary multiples of $Y$. For radix-$r$ system, we have

$$l \leq \lceil \log_2 r \rceil$$

The product to be computed is equal to the sum of these binary multiples. The summation is combined with the summation for the on-line recurrence expression evaluation and performed by a multiple input adder.
Algorithm 4.1 (Radix-2 on-the-fly conversion algorithm)

**step 1.** [Initialization]
- \(A[0] \leftarrow \langle 000 \cdots 0 \rangle\)
- \(C'[0] \leftarrow \langle 111 \cdots 1 \rangle\)
- \(Z[0] \leftarrow \langle 100 \cdots 0 \rangle\)

**step 2.** [on-line recurrence]

for \(j = 1, 2, \ldots, m\) do

\[
A_i[j] \leftarrow \begin{cases} 
0 & \text{if } Z_i[j-1] = 1 \text{ and } x_j = 0 \\
1 & \text{if } Z_i[j-1] = 1 \text{ and } x_j \neq 0 \\
A_i[j-1] & \text{if } Z_i[j-1] = 0 \\
& \text{and } (C_i[j-1] = 1 \text{ or } x_j \geq 0) \\
\end{cases}
\]

\[
C_i[j] \leftarrow \begin{cases} 
0 & \text{if } (Z_i[j-1] = 1) \text{ or } (Z_i[j-1] = 0) \\
& \text{and } C_i[j-1] = 0 \text{ and } x_j = 0 \\
1 & \text{if } Z_i[j-1] = 0 \text{ and } \\
& (C_i[j-1] = 1 \text{ or } x_j \neq 0) \\
\end{cases}
\]

\[
Z_i[j] \leftarrow \begin{cases} 
0 & i = 1 \\
Z_{i-1}[j-1] & i \neq 1 \\
\end{cases}
\]

end.
Figure 4.3: Radix-2 on-the-fly conversion bitslice
4.2.3 Multiple input adder

A multiple operand adder is needed for the on-line recurrence expression evaluation. We choose to implement the addition in carry-save form. The design of the multiple operand adder is constructed with multiple levels of 3-to-2 carry-save adders (CSA), where the number of CSA levels is determined by the total number of binary terms to be added. Each CSA is a linear array of full adders (FA). The delay of the adder depends on the delay of a single CSA and the number of CSA levels.

4.2.4 Carry assimilation adder

To simplify the digit selection function, the result of the on-line recurrence which is in carry-save form is first reduced to non-redundant form by a limited precision carry assimilation adder. Carry-look-ahead schemes are used to reduce the delay. Since the number of bit positions to be carry-assimilated varies depending on the particular computation being implemented, the actual size and delay of this adder also differs. The carry-assimilation adder is in the critical path of the on-line recurrence and its time delay is a significant part of the step time. Minimizing the number of input bits of the carry assimilation is highly desirable to achieve small step time of the on-line computation.

4.2.5 Variable delay component

Some arithmetic operations, such as addition, require the alignment of two operands before computing the output mantissa. The alignment requires right-shifting the mantissa of one operand. In on-line arithmetic, operand alignment is realized by delaying the incoming digits of the mantissa that is to be shifted, and supplying 0s to the on-line recurrence. Since the amount of shifting usually depends on the values of the operands themselves, variable delay of an operand may be necessary. Note that in on-line operations, the recurrence computation does not have to wait for the alignment to finish, i.e., the on-line computation goes on as one of its input operands is being delayed. It is important that the operand alignment does not increase the step time of the computation.

When an operand is being delayed, its incoming digits have to be buffered so that they can be used in the on-line recurrence later. To keep the digits in order, a shift register is used as the delay buffer. The incoming digits enter the buffer from the left end, and shift to the right one digit position during each cycle.
At the beginning of the computation, input digits enter the buffer while zeros are supplied to the on-line recurrence. When the desired amount of delay is reached, $x_1$ appears at the output, and after that subsequent digits are supplied at the output in their original order, one per cycle. Figure 4.4 is a diagram of the variable delay component. A Johnson counter is used to keep track of the position of $x_1$ in the delay buffer and control the outputs of the buffer. When the delay control signal $B$ is 0, the output of the unit is 0. When $B$ is 1, the mantissa digits are output.

If at the beginning of the computation the amount delay is known, then an alternative approach is to use a decoder to generate the control signals for the shift register.

### 4.2.6 Parallel adder

The exponent calculation of an on-line computation may include the addition operation. An 8-bit carry-lookahead adder is used for this function.

### 4.3 Design of radix-2 floating-point on-line division unit

#### 4.3.1 The radix-2 on-line division algorithm

Denote the dividend, divisor and quotient as $N$, $D$ and $Q$, respectively. For radix-2 on-line division, we have $\rho = 1$ and $K = 1$. From Section 2.6.3 we have the on-line recurrence expression

$$A[j] = 2(A[j - 1] - q_{j-1} D[j - 1]) + n_{j+\delta-1} 2^{-\delta+1} - d_{j+\delta-1} Q[j - 1] 2^{-\delta+1}, \quad j \geq 1$$

In order to achieve a more efficient design, it is advantageous to reduce the size of the range of the divisor $D[j]$. This can be accomplished by preprocessing the divisor[27, 34, 35, 36]. In our design the divisor is conditionally shifted before computing the quotient digits. Let $D'$ denote the original input divisor, and $D$ be the shifted divisor which is used in the on-line recurrence. The shifting takes place during step $\delta - 1$. Assuming that $D'$ is quasi-normalized[5], we have

$$D' \in [2^{-2}, 1)$$

Let $H$ be a constant used to decide whether or not to shift the divisor, then we have

$$D'[0] = \sum_{i=1}^{\delta-1} d_i 2^{-i}$$
Figure 4.4: Variable delay unit
\[ D[0] = \begin{cases} D'[0] & \text{if } D'[0] \geq H \\ 2 \cdot D'[0] + d_x 2^{-\delta + 1} & \text{if } D'[0] < H \end{cases} \]

If the divisor is shifted, an extra input digit is loaded and the first quotient digit is computed in step \( \delta + 1 \). After shifting, the range of the divisor is

\[ D[j] \in (H - 2^{-\delta + 1}, 2H), \quad j \geq 0 \]

To simplify the comparison, let \( H = 2^{-1} \), then

\[ D[j] \in (2^{-1} - 2^{-\delta + 1}, 1), \quad j \geq 0 \]

The scaled error bound is

\[ \varepsilon_j = D[j] - \frac{2}{3} 2^{-j-\delta + 1} \leq 2^{-\delta + 2} \]

and from (2.46) we have

\[ (2 + \frac{2^{-j+1}}{3}) \cdot 2^{-\delta + 1} + 2^{-\psi_{A} - 1} \leq \frac{D[j]}{2} \]

Substituting the lower bound of \( D[j] \),

\[ (5 + \frac{2^{-j+2}}{3}) \cdot 2^{-\delta} + 2^{-\psi_{A} - 1} \leq 2^{-2} \]

Since \( \delta \) and \( \psi_{A} \) are non-negative integers, we choose \( \delta = 5 \) and \( \psi_{A} \geq 3 \). From (2.48) the conditions for the comparison points of the selection function are

\[ k D[j] + 2^{-3} + \frac{2^{-j-3}}{3} \leq I_{k} 2^{-\psi_{A}} \leq (k+1) D[j] - 2^{-3} - 2^{-\psi_{A}} - \frac{2^{-j-3}}{3} \]

In the worst case, we have \( j = 1 \) and \( D[j] > 2^{-1} - 2^{-4} \), hence

\[ -2^{-2} - 2^{-5} \leq I_{-1} 2^{-\psi_{A}} \leq 2^{-5} \]
\[ 2^{-3} + 2^{-4} - 2^{-5} \leq I_{0} \leq 2^{-3} + 2^{-4} + 2^{-5} \]

and we get \( k = 4 \), \( I_{-1} 2^{-4} = 2^{-2} \) and \( I_{0} 2^{-4} = 2^{-3} + 2^{-4} \).

The maximum value of \( A[j] \) is

\[ |A[j]| < 2 \cdot D[j - 1] - 2^{-3} - \frac{2}{3} \cdot 2^{-j-3} \]

Since \( A[j] < 2 \), the input to the digit selection function will have 1 sign bit, 1 integer bit, and 4 fractional bits, a total of 6 bits.

In Algorithm 4.2 the subscript \( \text{next} \) denotes the subscript of the next incoming digit. In step \( j \), \( \text{next} = j + 4 \) if the divisor was not shifted during initialization. Otherwise, \( \text{next} = j + 5 \). The dividend mantissa is shifted right one bit position to avoid possible overflow of the result.
Algorithm 4.2 (Radix-2 on-line division)

step 1. [Initialization and shifting]

\[
\begin{align*}
& e_q \leftarrow e_n - e_d + 1 \\
& A[0] \leftarrow \sum_{i=1}^{3} n_i 2^{-i-1} \\
& D[0] \leftarrow \sum_{i=1}^{4} d_i 2^{-i} \\
& \text{if } D[0] < 2^{-1} \text{ then} \\
& \quad D[0] \leftarrow 2 \cdot D[0] + d_{\text{next}} 2^{-4}; \quad e_q \leftarrow e_q + 1 \\
& \quad Q[0] \leftarrow 0; \quad q_0 \leftarrow 0
\end{align*}
\]

step 2. [Quotient generation]

\[
\begin{align*}
& \text{for } j = 1, \cdots, m \ \text{do} \\
& \quad D[j] \leftarrow D[j - 1] + d_{\text{next}} 2^{-j-4} \\
& \quad A[j] \leftarrow 2(A[j - 1] - q_{j-1} D[j]) + n_{\text{next}} 2^{-4} - d_{\text{next}} Q[j - 2] 2^{-1} \\
& \quad \begin{cases} 
-1 & \text{if } A[j] < -\frac{1}{4} \\
0 & \text{if } -\frac{1}{4} \leq A[j] < \frac{3}{16} \\
1 & \text{if } A[j] \geq \frac{3}{16}
\end{cases} \\
& \quad q_j = q_{j-1} + q_j 2^{-j} \\
& \quad Q[j] \leftarrow Q[j - 1] + q_j 2^{-j}
\end{align*}
\]

end.
4.3.2 Functional components of on-line division

The scheme implements exponent and mantissa calculation. Exponent calculation for division includes the following functions, which are performed during step 1 of the Algorithm 4.2,

1. \( e_q \leftarrow e_n - e_d + 1 \)
2. \( \text{if } D'_0 < \frac{1}{2} \text{ then } e_q \leftarrow e_q + 1 \)

The exponent calculation is implemented by a conventional parallel adder.

The mantissa calculation is performed on-line. During each time step of the mantissa calculation, the following recurrence expression is evaluated to obtain intermediate result \( A[j] \),

\[
A[j] \leftarrow 2(A[j - 1] - q_{j-1}D[j] + n_{\text{next}}2^{-5} - d_{\text{next}}Q_{j-2}2^{-5})
\]

The next quotient digit is calculated as a function of \( A[j] \). Functional components required for the mantissa computation include 2 on-the-fly conversion units for \( D[j] \) and \( Q[j] \), 2 fraction by digit multipliers, a 4-to-2 carry-save adder, a 6-bit carry-assimilation adder, and the quotient digit generation logic. Figure 4.5 illustrates the functional components of on-line division.
4.3.3 Binary level algorithms

We now specify binary level algorithms for each functional component of on-line division. To simplify the control mechanism we modify the mantissa computation specified in Algorithm 4.2 such that the initialization step is incorporated as part of the quotient calculation step with simple control requirements. Then operations of the functional components are discussed in detail.

The $n_{\text{next}}2^{-5}$ term in (4.2) represents a shifted single bit, and it is desirable not to let this single bit cause extra delay to the overall computation. Since

$$|Q[j - 1]| < 1$$
$$|d_j| \leq 1$$

for all values of $j$, we have

$$| - d_{\text{next}}Q[j - 1]| < 1$$

In 2’s complement representation, the terms $n_j2^{-5}$, $P = -d_{\text{next}}Q[j - 1]2^{-5}$, and their sum are

$$n_j2^{-5} \equiv n_0 \cdot n_0 n_0 n_0 n_1 0 0 \cdots 0$$

$$P = -d_{\text{next}}Q[j - 1]2^{-5} \equiv p_s \cdot p_s p_s p_s p_s p_s p_s p_s p_s p_s \cdots p_{j-1}$$

$$n_j2^{-5} - d_{\text{next}}Q[j - 1]2^{-5} \equiv x \cdot x x x x y p_s p_1 p_2 \cdots p_{j-1}$$

where $x$ and $y$ are simple switching functions of $n_0$, $n_1$ and $p_s$,

$$x = n_0 + \overline{n_1}p_s$$
$$y = n_1 \oplus p_s$$

The terms $n_{\text{next}}2^{-5}$ and $-d_{\text{next}}Q[j - 1]2^{-5}$ can be combined as one term for the multiple input adder.

The initialization step of Algorithm 4.2 requires accumulating incoming sbits of $N$ and $D$. In order to achieve an efficient design, we want to minimize the difference between computations performed during initialization and quotient generation. The expression for $D[0]$ is the same as that for $D[j]$ in the quotient generation step. By keeping $q_j = 0$ in the recurrence expression (4.2), the expression for computing $A[j]$ during quotient digit generation becomes the same as that for computing $A[0]$ during initialization. This simplifies the control mechanism for the recurrence evaluation. The modified mantissa algorithm (higher level) is given in Algorithm 4.3.

The on-the-fly conversion unit design discussed in Section 4.2.1 is used for the accumulation and conversion of $Q[j]$. Simple modification is made for the
Algorithm 4.3 (Modified radix-2 on-line division algorithm)

Initialization
\[ A[-4] = 0, \quad D[-4] = 0, \quad Q[-5] = 0 \]
\[ q_{-4} = 0, \quad j = -3 \]

begin [recurrence]
\[ D[j] \leftarrow D[j - 1] + d_{next}2^{-j-4} \]
\[ A[j] \leftarrow 2(A[j - 1] - q_{j-1}D[j] + n_{next}2^{-5} - d_{next}Q[j - 2]2^{-5}) \]
\[ q_{j} \leftarrow \begin{cases} 0 & \text{if } j \leq 0 \\ select(A[j]) & \text{if } j > 0 \\ \end{cases} \]
\[ Q[j - 1] \leftarrow Q[j - 2] + q_{j-1}2^{-j+1} \]
if \( j = 0 \) and \( D[0] < 2^{-1} \) then
\[ D[0] \leftarrow D[0] \cdot 2 \]
else if \( j \geq m \) then stop
else \( j \leftarrow j + 1 \)

end [recurrence]

end.
There are 4 input terms to the recurrence evaluation, hence two levels of 3-to-2 reductions are used to realize the required 4-to-2 carry-save adder as shown in Figure 4.6.

The result $A[j]$ of the recurrence expression evaluation is in carry-save form. The quotient digit selection function is composed of two parts, as shown in Figure 4.7. A 6-bit carry-assimilation adder converts the most significant portion of $A[j]$ into non-redundant form, and then the digit selection logic generates the next quotient digit. The following are the logic expressions for the carry-assimilation
adder.

\[
P_i \leftarrow \begin{cases} 
U_i \oplus V_i & i = 5 \\
U_i \oplus V_i \oplus C_i & i = 0, 1, 2, 3, 4
\end{cases}
\]

\[
C_4 = U_5V_5
\]

\[
C_3 = U_4V_4 + (U_4 + V_4)U_5V_5
\]

\[
C_2 = U_3V_3 + (U_3 + V_3)U_4V_4 + (U_3 + V_3)(U_4 + V_4)U_5V_5
\]

\[
C_1 = U_3V_2 + (U_2 + V_2)C_2
\]

\[
C_0 = U_1V_1 + (U_1 + V_1)U_2V_2 + (U_1 + V_1)(U_2 + V_2)C_2
\]

The quotient digit \(q_j\) is generated by the following function,

\[
q_j^{(0)} \leftarrow P_0(P_1 + P_2 + P_3 + P_4 \cdot P_5)
\]

\[
q_j^{(1)} \leftarrow P_0(P_1 + P_2 + P_3 + P_4 \cdot P_5) + P_0(P_1 + P_2 + P_3)
\]

### 4.3.4 Pipelining

To minimize the step time of the computation, we use a two-stage pipeline scheme, as shown in Figure 4.8, where the shaded boxes indicate the pipeline buffers.

In stage 1, the following calculations are performed.

\[
D[j] \leftarrow D[j - 1] + d_{\text{next}}2^{-j-4}
\]

\[
A'[j] \leftarrow 2(A'[j - 1] - q_{j-2}D[j - 1]) + n_{\text{next}}2^{-5} - d_{\text{next}}Q[j - 2]2^{-5}
\]

\[
Q[j - 1] \leftarrow Q[j - 2] + q_{j-2}2^{-j+1}
\]

And in stage 2, \(q_j\) is generated.

\[
q_j \leftarrow \text{select}(2(A'[j] - q_{j-1}D[j]))
\]

Figure 4.9 illustrates the timing of the mantissa computation.

The most time consuming part in the computation is the quotient digit selection function, which includes the 6-bit carry assimilation adder and quotient digit generation logic. The critical path, which is shown in thick lines in Figure 4.8, is that from the \(q_j\) buffer output to the signed digit multiplier to CSA2 to Select to the \(q_j\) buffer input. The data accumulation and conversion components are not in the critical path. The pipeline scheme given here allows extra time in stage 1 for the distribution of \(q_j\) and \(d_j\).
Figure 4.8: Pipeline scheme for on-line division

Figure 4.9: Timing for on-line division mantissa computation
4.3.5 Organization and design of on-line division unit

The on-line division unit is organized as a linear array of modules as is shown in Figure 4.1. The first module $M_1$, shown in Figure 4.10, contains components for generating control signals ($CTRL$), exponent calculation ($EU$), quotient digit selection ($DIVSEL$), and bit-slices for the most significant portion of the recurrence calculation, which includes the sign, integer bit positions, and 5 fractional bit positions. The modules $M_2, \ldots, M_q$ are identical, each containing a number of bit-slices of the recurrence expression evaluation.

From Algorithm 4.2, the number of fractional bit positions involved in the on-line recurrence computation is $j + 4$ at step $j$. To generate the $j$th quotient digit, only the 4 most significant fractional bit positions plus the sign and integer parts are needed, so it is not necessary to carry out the recurrence expression evaluation in full precision. The quotient digit selection uses 4 fractional bit positions and 2 integer bit positions of $A[j]$, and the on-line delay of the divisor $D[j]$ is 5, hence from expression (4.1) we have the number of bit slices needed to compute an $m$-bit quotient

$$p = \left\lceil \frac{m + 4 + 5}{2} \right\rceil + 1$$

(4.5)

For on-line division of 24-bit precision, 18 bit-slices are needed.

The main component of the exponent unit $EU$ is an 8-bit parallel adder with carry lookahead. Figure 4.11 shows the design of the exponent unit.

Each bit-slice includes functional components for data conversion, signed digit multiplication, and carry-save addition. Figure 4.12 shows the bit-slice design. Two slightly different designs of the bit-slices are used in module $M_1$ to incorporate the $n_{ext}2^{-5}$ term in the recurrence expression. As was discussed in Section 4.3.3, the most significant bit positions in the recurrence expression evaluation need to generate the values $x$ and $y$, which are defined in expressions (4.3) and (4.4). Figures 4.13 and 4.14 shows the logic diagrams for generating $x$ and $y$. Figure 4.15 shows the design of the quotient digit selection component.

4.3.6 Design characteristics

The total gate count for the on-line division design is

$$G_{div} = G_{M_1} + G_{bit-slice} \times n'$$
Figure 4.10: Module M1 of on-line division
Figure 4.11: Division exponent unit
Figure 4.12: Bit-slice for on-line division
Figure 4.13: Implementation of $x$ logic

Figure 4.14: Implementation of $y$ logic
Figure 4.15: Quotient digit selection
Table 4.2: Gate count of module $M_1$ of on-line division

<table>
<thead>
<tr>
<th>component</th>
<th>equiv. gate</th>
</tr>
</thead>
<tbody>
<tr>
<td>EU</td>
<td>248</td>
</tr>
<tr>
<td>P0, P1, ..., P5</td>
<td>$6 \times 119 = 714$</td>
</tr>
<tr>
<td>DIVSEL</td>
<td>72</td>
</tr>
<tr>
<td>Control, Buffers</td>
<td>69</td>
</tr>
<tr>
<td>$M_1$ Total</td>
<td>1103</td>
</tr>
</tbody>
</table>

Table 4.3: Gate count of bit-slice of on-line division

<table>
<thead>
<tr>
<th>component</th>
<th>equiv. gate</th>
</tr>
</thead>
<tbody>
<tr>
<td>conversion</td>
<td>$2 \times 32 = 64$</td>
</tr>
<tr>
<td>sbit multiply</td>
<td>$2 \times 6 = 12$</td>
</tr>
<tr>
<td>FA</td>
<td>$2 \times 10 = 20$</td>
</tr>
<tr>
<td>Buffers and drivers</td>
<td>15</td>
</tr>
<tr>
<td>bit-slice total</td>
<td>111</td>
</tr>
</tbody>
</table>

where $n'$ is the number of bit-slices in modules $M_2, \ldots, M_s$. Since module $M_1$ contains the most significant 6 bit-slices, from (4.5) we have

$$n' = \left\lceil \frac{m + 9}{2} \right\rceil + 1 - 6$$

Table 4.2 shows the equivalent gate counts of the components of module $M_1$, which consists of components necessary for the generation of quotient mantissa digits and exponent, and has a fixed gate count regardless of the precision of the computation. Table 4.3 shows the component gate count of a bit-slice. An on-line division unit for single precision floating-point operands with an 8-bit exponent and 24-sbit mantissa has a total gate count of 2497, including the input/output drivers for the chip.

Figure 4.16 shows the data dependencies between components in the cycle period of the exponent and mantissa calculation. The time delays of the major components are shown in the timing diagram in Figure 4.17. The figures are estimates based on the load driven by each component, design parameters of the LSI LL9000 series gate array components, and average wire lengths without performing the actual routing and layout design. In Figure 4.17, $FD$ denotes the transition of D flipflops, and $setup$ is their setup time. $CONVERT$ is the time for converting from signed digit form to 2’s complement form. $n_j I/O$ and $d_j I/O$ are the input
pad buffer delays for the dividend and divisor. Dashed lines in the diagram denote components that are connected in sequence but not in the critical path. The step time for the design is determined by the delays of the multiplier, the full adder, and the quotient digit selection unit, as is indicated by the critical path in Figure 4.8. The minimum step time, with the LSI LI.9000 series components, is 24ns. This figure includes the input pad buffers for the dividend and divisor, but does not include the output pin drivers required for the quotient. The delay of the output drivers depends on the load of the output pins for the quotient.

4.4 Design of radix-2 floating-point on-line addition unit

4.4.1 The radix-2 on-line addition algorithm

Denote the operands and result as $X$, $Y$, and $Z$, respectively, where

$$X \in [2^{-2}, 1)$$
$$Y \in [2^{-2}, 1)$$

For radix-2 on-line addition, we have $\rho = 1$ and $K = 1$. From Section 2.6.1 we have the on-line recurrence expression

$$A[j] = 2(A[j - 1] - z_{j-1}) + x_{j+\delta-1}2^{-\delta+1} + y_{j+\delta-1}2^{-\delta+1}, \quad j \geq 1$$
For the radix-2 computation, $A[j]$ is of very limited precision, the on-line recurrence evaluation is performed in full precision. The scaled error bound is

$$2^{-1} \leq \varepsilon \leq 1 - 2^{-\delta+2}$$

So we can choose

$$\varepsilon = 2^{-1}$$
$$\delta = 3$$

and the comparison points are

$$\begin{cases} I_{-1} = -2^{-1} \\ I_0 = 2^{-1} \end{cases}$$

The range of $A[j]$ satisfies

$$|A[j]| < 1 + 2^{-1}$$

hence the input to the digit selection function will have 1 sign bit, 1 integer bit, and 1 fractional bit, a total of 3 bits. Algorithm 4.4 is the radix-2 algorithm for on-line addition.
Algorithm 4.4 (Radix-2 on-line addition)

step 1. [Initialization and alignment]
\[ e_d \leftarrow e_x - e_y \]
\[ e_z \leftarrow \max(e_x, e_y) + 1 \]
\[ A[-2] = 0, \quad z_0 = 0 \]
for \( j = 1, \cdots, |e_d| \) do
  if \( e_d \geq 0 \) then
    \[ x'_j = x_j, \quad y'_j = 0 \]
  else
    \[ x'_j = 0, \quad y'_j = y_j \]
  for \( j = |e_d| + 1, \cdots, m \) do
    if \( e_d \geq 0 \) then
      \[ x'_j = x_j, \quad y'_j = y_j-|e_d| \]
    else
      \[ x'_j = x_j-|e_d|, \quad y'_j = y_j \]
  for \( j = -1, \cdots, 0 \) do
    \[ A[j] \leftarrow 2A[j-1] + (x'_{j+2} + y'_{j+2})2^{-2} \]
end.

step 2. [result generation]
for \( j = 1, \cdots, m \) do
  \[ A[j] \leftarrow 2(A[j-1] - z_{j-1}) + (x'_{j+2} + y'_{j+2})2^{-2} \]
  \[ z_j \leftarrow \begin{cases} 
    -1 & \text{if } A[j] < -2^{-1} \\
    0 & \text{if } -2^{-1} \leq A[j] < 2^{-1} \\
    1 & \text{if } A[j] \geq 2^{-1} 
  \end{cases} \]
end.
4.4.2 Functional components of on-line addition

The on-line addition scheme consists of exponent and mantissa calculation. Exponent calculation includes the following functions during the first step of the computation,

- Calculate the exponent of the result
  \[ e_z = \max(e_x, e_y) + 1 \]

- Calculate the difference of the exponents, denoted by \( e_d \), for mantissa alignment,
  \[ e_d = e_x - e_y \]

For mantissa calculation, the following functions are performed during each recurrence,

- Mantissa alignment
- On-line recurrence evaluation,
  \[ A[j] \leftarrow 2(A[j - 1] - z_j) + (x'_{j+2} + y'_{j+2})2^{-2} \quad (4.6) \]
- Output digit selection.

Figure 4.18 is a functional diagram for on-line addition.

4.4.3 Binary level algorithms

The on-line recurrence evaluation (4.6) requires adding 3 terms. This is realized in non-redundant form, in two stages as is shown in Figure 4.19. The XIYI component is a single sbit adder that calculates the sum of the inputs \( x_j \) and \( y_j \) by executing the following algorithm.

\[
egin{align*}
W_0 &= x_0^0y_j^0 + x_0^1y_j^1 + x_1^0y_j^0 + x_1^1y_j^1 \\
W_1 &= x_0^0y_j^0 + x_0^1y_j^1 + x_2^0y_j^0 + x_2^1y_j^1 \\
W_2 &= x_1^1 + y_j^1
\end{align*}
\]

The component \( ADD3 \) is a 3 bit adder, which implements the following algorithm.

\[
egin{align*}
V_0 &= A_0[j - 1] \oplus W_0 \oplus (A_1[j - 1]W_0 + (A_1[j - 1] + W_0)A_2[j - 1]W_1) \\
V_1 &= A_1[j - 1] \oplus W_0 \oplus (A_2[j - 1]W_1) \\
V_2 &= A_2[j - 1] \oplus W_1
\end{align*}
\]
Figure 4.18: Functional components of on-line addition
The binary level selection algorithm is the following.

\[
\begin{align*}
    z_j^0 &= V_0 V_1 + V_0 V_2 \\
    z_j^1 &= V_0 V_1 + \overline{V_1} V_2 + V_0 \overline{V_2} \\
    A_0[j] &= V_0 V_2 + V_0 \overline{V_1} + \overline{V_1} V_2 \\
    A_1[j] &= V_2
\end{align*}
\]

### 4.4.4 Design of the on-line addition unit

Figure 4.20 shows the design of the on-line unit for radix-2 floating-point addition. In this scheme, the calculation of \( \epsilon_d \) and \( \epsilon_x \) are performed in conventional non-redundant form, using parallel adders. The component \( ADD1 \) increments the input value by 1.

During the first step of the computation, the difference of the exponents of the operands is calculated,

\[ \epsilon_d = \epsilon_x - \epsilon_y \]

The sign of \( \epsilon_d \) is used to control the component \( XYSW \), which conditionally switches the inputs such that the mantissa digits of the operand with the smaller exponent is sent to the variable delay component while digits of the operand with
Figure 4.20: Design of on-line addition unit
the larger exponent go directly to the adder. After the first step, the 8-bit adder ADDER8 functions as a down counter, and $|e_d|$ is decremented by 1 during each cycle. When the value of $|e_d|$ reaches zero, a signal is sent to the variable delay component and digits of the delayed mantissa are supplied to the adder in order. The SIGN component detects and remembers the sign of $e_d$ during the first cycle of the computation, while the ZER component check if the output of ADDER8 is equal to zero. Figure 4.21 shows the design of the output digit selection function.

Assuming the operands and result each has an 8-bit exponent and 24-sbit mantissa, the total gate count for the on-line addition unit is 1337.

The dependencies between components of the on-line addition unit are shown in Figure 4.22. Figure 4.23 shows the time delays of the major components. Similar to the case of on-line division, the cycle time of the on-line addition unit design can be reduced by using a 2-stage pipeline scheme in the mantissa computation.

### 4.5 Design of radix-2 floating-point on-line multiplication unit

#### 4.5.1 The radix-2 multiplication algorithm

Denote the operands and result as $X$, $Y$, and $Z$, respectively, where

\[
X \in [2^{-2}, 1) \\
Y \in [2^{-2}, 1)
\]

For radix-2 on-line multiplication, we have $\rho = 1$ and $K = 1$. From Section 2.6.2 we have the on-line recurrence expression

\[
A[j] = 2(A[j - 1] - z_{j-1}) + (x_{j+\delta-1}Y[j - 1] + y_{j+\delta-1}X[j])2^{-\delta+1} \quad j \geq 1
\]

and expressions for the scaled error bound

\[
2^{-1} + 2^{-\psi_{A}-1} \leq \varepsilon \leq 1 - 2^{-\delta+2} \\
2^{-\psi_{A}-1} + 2^{-\delta+2} \leq \frac{1}{2}
\]

We choose $\delta = 4$, $\psi_{A} = 1$, and

\[
\varepsilon = 2^{-1} + 2^{-2} \\
I_0 = -2^{-1} \\
I_1 = 2^{-1}
\]
Figure 4.21: Design of digit selection function of on-line addition
Figure 4.22: Data dependencies of on-line addition

Figure 4.23: Component delays of on-line addition
Algorithm 4.5 (Radix-2 on-line multiplication)

**step 1.** [Initialization]

\[ e_z \leftarrow e_x + e_y \]
\[ X[-3] = 0, \ Y[-3] = 0, \ A[-3] = 0, \ z_0 = 0 \]

for \( j = -2, \ldots, 0 \) do

\[ X[j] \leftarrow X[j - 1] + x_{j+3}2^{-j-3} \]
\[ A[j] \leftarrow 2A[j - 1] + (x_{j+3}Y[j - 1] + y_{j+3}X[j])2^{-3} \]
\[ Y[j] \leftarrow Y[j - 1] + y_{j+3}2^{-j-3} \]

**step 2.** [product generation]

for \( j = 1, \ldots, m \) do

\[ X[j] \leftarrow X[j - 1] + x_{j+3}2^{-j-3} \]
\[ A[j] \leftarrow 2(A[j - 1] - z_{j+1}) + (x_{j+3}Y[j - 1] + y_{j+3}X[j])2^{-3} \]
\[ Y[j] \leftarrow Y[j - 1] + y_{j+3}2^{-j-3} \]
\[ z_j \leftarrow \begin{cases} -1 & \text{if } A[j] < -2^{-1} \\ 0 & \text{if } -2^{-1} \leq A[j] < 2^{-1} \\ 1 & \text{if } A[j] \geq 2^{-1} \end{cases} \]

end.

The range of \( A[j] \) satisfies

\[ |A[j]| < 1 + 2^{-1} + 2^{-2} \]

Since \( A[j] < 2 \), the input to the digit selection function will have 1 sign bit, 1 integer bit, and 1 fractional bit, a total of 3 bits. Algorithm 4.5 is the on-line algorithm for radix-2 multiplication.

The scaled error bound of the algorithm after step \( m \) is

\[ R[m] \leq 2^{-1} + 2^{-2} \]

Figure 4.24 is a functional component diagram of the on-line multiplication unit.
4.5.2 Design of on-line multiplication unit

The on-line multiplication unit is organized as a linear array of modules as is shown in Figure 4.1. The total number of bit-slices is

$$n = \left\lceil \frac{m + 2 + 4}{2} \right\rceil + 1$$

For on-line multiplication of 24-bit precision, 16 bit-slices are needed.

The First module, shown in Figure 4.25, contains components for generating control signals (CNTL), exponent calculation (EXP), output digit selection (MULTSEL), and bit-slices for the most significant portion of the recurrence calculation. Figure 4.26 shows the design of a bit-slice.

The LSI equivalent gate counts for the on-line multiplication unit and its components are listed in Table 4.4, assuming the operands and result each has an 8-bit exponent and 24-bit mantissa. The total gate count for the unit is 2329.

The dependencies between components of the on-line addition unit is shown in Figure 4.27. Figure 4.28 shows the time delays of the major components. The design requires a cycle time of 20ns.
Figure 4.25: Module M1 of on-line multiplication
Figure 4.26: Bit-slice for on-line multiplication
<table>
<thead>
<tr>
<th>component</th>
<th>equiv. gate</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXP</td>
<td>242</td>
</tr>
<tr>
<td>bit-slice</td>
<td>112</td>
</tr>
<tr>
<td>MULTSEL</td>
<td>30</td>
</tr>
<tr>
<td>$M_1$ Total</td>
<td>1294</td>
</tr>
</tbody>
</table>

Table 4.4: Gate count of on-line multiplication design

![Data dependencies of on-line multiplication](image)

Figure 4.27: Data dependencies of on-line multiplication
4.6 Design of radix-2 floating-point
on-line square root unit

4.6.1 The radix-2 square root algorithm

Denote the operand and result as \( X \) and \( Y \), respectively. For the radix-2 square root computation, the output digit can be calculated without input bits from \( Y \). We have

\[
2^{-p-3} < X \cdot 2^{-p} < 2^{-p} \\
2^{-\frac{p+1}{2}} < Y < 2^{-\frac{p}{2}} \\
\varepsilon_j = Y[j] + Y[j-1] - 2^{-j+1} - 2^{-\delta+1-p} \\
2^{-\psi_A-1} + 2^{-\delta+1-p} + 2^{-j+1} \leq \frac{Y[j] + Y[j-1]}{2}
\]

Let \( p = 1 \), we have

\[
2^{-4} < X \cdot 2^{-1} < 2^{-1} \\
2^{-2} < Y < 2^{-\frac{1}{2}}
\]

and for \( j \geq J \), where \( J \) is some small integer,

\[
2^{-\psi_A-1} + 2^{-\delta} + 2^{-j+1} \leq 2^{-2}
\]

We choose \( J = 4 \), \( \delta = 4 \), and \( \psi_A = 4 \). The scaled error bound is

\[
\varepsilon_j = Y[j] + Y[j-1] - 2^{-j+1} - 2^{-4}, \quad j \geq 4
\]
The selection intervals for \( j \geq 4 \) are

\[
\begin{align*}
\overline{L}_k & \geq \begin{cases} 
2^{-3} + 2^{-4}, & k = 1 \\
(k - 1)(Y[j] + Y[j - 1]) + 2^{-3} + 2^{-4}, & k = \{-1, 0\}
\end{cases} \\
\overline{U}_k & \leq \begin{cases} 
(k + 1)(Y[j] + Y[j - 1]) - 2^{-2} - 2^{-4}, & k = \{0, 1\} \\
-2^{-2} - 2^{-4}, & k = -1
\end{cases}
\end{align*}
\]

and the comparison points for \( j \geq 4 \) are

\[
\begin{align*}
I_1 \cdot 2^{-4} & = 2^{-3} + 2^{-4} \\
I_0 \cdot 2^{-4} & = -2^{-2} - 2^{-4}
\end{align*}
\]

Since the range of \( A[j] \) is

\[
|A[j]| < 2^4 - 2^{-4}
\]

we have \( \phi_A = 3 \). The input to the digit selection function will have 1 sign bit, 2 integer bits, and 4 fractional bits of \( A[j] \).

For \( j = 1, 2, 3 \), the output digit selection is a function of \( j \), and each value of \( j \) is treated separately. The derivation of the selection function for \( j = 1, 2, 3 \) is given in Appendix C. Then the complete selection function is defined as

\[
\begin{align*}
I_12^{-4} & = \begin{cases} 
2^{-2}, & j = 1 \\
2^{-3} + 2^{-4}, & j = 2 \\
2^{-2} + 2^{-4}, & j = 3 \\
2^{-3} + 2^{-4}, & j \geq 4
\end{cases} \\
I_02^{-4} & = \begin{cases} 
-2^{-2} - 2^{-3} - 2^{-4}, & j = 3 \\
-2^{-2} - 2^{-4}, & j \geq 4
\end{cases}
\end{align*}
\]

Algorithm 4.6 is the on-line algorithm for radix-2 square root computation. Figure 4.29 is the block diagram of on-line square root unit.

### 4.6.2 Design of on-line square root unit

The on-line square root unit is organized as a linear array of modules as is shown in Figure 4.1. The total number of bit-slices is

\[
p = \left\lceil \frac{m + 4 + 4}{2} \right\rceil + 2
\]

For on-line square root operation of 24-bit precision, 18 bit-slices are needed.
Algorithm 4.6 (Radix-2 on-line square root algorithm)

step 1. [Initialization and shifting]
   if $e_x$ odd then
      $A[0] \leftarrow \sum_{i=1}^{2} x_i 2^{-i-1}$
   else
      $A[0] \leftarrow x_1 2^{-3}$
      $e_y \leftarrow \lfloor e_x/2 \rfloor + 1$

step 2. [output generation]
   for $j = 1, \cdots, m$ do
      $A[j] \leftarrow 2 \cdot (A[j - 1] - y_{j-1}(Y[j - 2] + Y[j - 1])) + x_{next} 2^{-4}$
      $y_j \leftarrow S_{sqrt}(A[j])$
      $Y[j] \leftarrow Y[j - 1] + y_j 2^{-j}$
   end.

Figure 4.29: Block diagram of on-line square root unit
Figure 4.30: Module M1 of on-line square root unit
Figure 4.31: Bit-slice of square root unit
The design of the first module is shown in Figure 4.30. It contains components for generating control signals (CNTL), exponent calculation (EXP), output digit selection (SEL), and bit-slices for the most significant portion of the recurrence calculation. Figure 4.31 is the bit-slice design. Design of the digit selection component is shown in Figure 4.32, and Figure 4.33 shows the on-the-fly conversion unit, which generates the sum of \( Y[j - 2] + Y[j - 1] \).

Table 4.5 lists the equivalent gate counts for the square root unit assuming the operand and result each has an 8-bit exponent and 24-sbit mantissa. The total gate count for the design is 1587.

<table>
<thead>
<tr>
<th>component</th>
<th>equiv. gate</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXP</td>
<td>111</td>
</tr>
<tr>
<td>conversion</td>
<td>45</td>
</tr>
<tr>
<td>bit-slice</td>
<td>84</td>
</tr>
<tr>
<td>SEL</td>
<td>67</td>
</tr>
<tr>
<td>( M_1 ) Total</td>
<td>805</td>
</tr>
</tbody>
</table>

Table 4.5: Gate count of on-line square root unit design
Figure 4.32: Digit selection design for square root unit
Figure 4.33: Data conversion for on-line square root operation
Chapter 5

Application of on-line arithmetic algorithms

This chapter is to explore the effectiveness of implementing numerical computations with on-line arithmetic algorithms. Of interest are the characteristics of computations that make them suitable for on-line implementation and the cost and performance features of such on-line computations. Since on-line algorithms operate in a digit-pipelined fashion, it is essential that the critical path of its application contain long sequences of arithmetic operations. One such application is the singular value decomposition (SVD)[37], which is used as an example for the presentation.

In order to conduct some preliminary comparison with conventional approaches, we give estimates of the complexity and performance parameters of the on-line approach based on the gate array designs of Chapter 4. Complexity figures are calculated directly from the data given by the designs, and delays are measured from library components using the data given in Appendix D.

Section 5.1 gives an overview of the SVD algorithm. In Section 5.2 the on-line scheme for the SVD computation is presented. It is assumed that standardized single-operation on-line units are used for the implementation. The on-line scheme is compared with the conventional approach in Section 5.3.

5.1 The singular value decomposition algorithm

The singular value decomposition (SVD) is one of the basic matrix operations required for many important modern signal processing computations[37]. The
SVD of a matrix $A$ is defined as the factorization

$$ A = U\Sigma V^T $$

where $U^T U = I$, $V^T V = I$, and $\Sigma$ is a diagonal matrix with non-negative diagonal elements. For many real-time signal processing applications, numerically stable SVD algorithms that are suitable for implementation on parallel computer architectures are desirable.

We adopt the algorithm presented by Brent, Luk and van Loan[38] which computes the SVD of an $n \times n$ matrix $A$ on a mesh-connected processor array. It has been shown by Park [39] that this algorithm converges when $n$ is odd, and does not always converge when $n$ is even. In our discussion on-line arithmetic is used as the low level realization of arithmetic operations of a numerical computation, and it is assumed that for the on-line computation to generate the correct result, the high level algorithm must be numerically correct when realized by conventional parallel arithmetic algorithms. Our emphasis is on the implementation efficiency and performance, not the convergence of the computation. For the sake of clarity in our illustration, we assume that $A$ is real and $n$ is even. The same conclusions apply when $n$ is odd.

In this scheme, the array consists of $n/2 \times n/2$ processors, where each processor operates on a $2 \times 2$ submatrix of $A$ as is illustrated in Figure 5.1. A series of $2 \times 2$ SVDs are performed on submatrices along the main diagonal of $A$, indicated by the shaded areas in Figure 5.1. Each $2 \times 2$ SVD is realized by a 2-sided rotation

![Figure 5.1: Mapping a matrix onto a processor array ($n = 8$)](image-url)
that diagonalizes the submatrix. The rotation angles are computed by Algorithm 5.1, which is the FHSVD algorithm given in [38]. Then the rotation is computed as

\[
\begin{bmatrix}
    a_{i,j}' & 0 \\
    0 & a_{i+1,j+1}'
\end{bmatrix} = \begin{bmatrix}
    c_i^L & s_i^L \\
    -s_i^L & c_i^L
\end{bmatrix}^T \begin{bmatrix}
    a_{i,i} & a_{i,i+1} \\
    a_{i+1,i} & a_{i+1,i+1}
\end{bmatrix} \begin{bmatrix}
    c_i^R & s_i^R \\
    -s_i^R & c_i^R
\end{bmatrix}
\]

where \(c_i^L, s_i^L, c_i^R\) and \(s_i^R\) are the cosine and sine values of the left and right rotation angles, respectively. Figure 5.2 is the computation graph for the rotation angle calculation.

During each iteration, \(n/2\) \(2 \times 2\) SVDs are performed in parallel. Values of the left rotation angles are passed to processors of the corresponding rows while values of the right rotation angles are passed along the corresponding columns, where \(2 \times 2\) rotations are performed on the submatrix in each processor,

\[
\begin{bmatrix}
    a_{i,j}' & a_{i,j+1}' \\
    a_{i+1,j}' & a_{i+1,j+1}'
\end{bmatrix} = \begin{bmatrix}
    c_i^L & s_i^L \\
    -s_i^L & c_i^L
\end{bmatrix}^T \begin{bmatrix}
    a_{i,i} & a_{i,i+1} \\
    a_{i+1,i} & a_{i+1,i+1}
\end{bmatrix} \begin{bmatrix}
    c_j^R & s_j^R \\
    -s_j^R & c_j^R
\end{bmatrix}
\]

The 2-sided \(2 \times 2\) rotation is computed as

\[
\begin{align*}
    a_{i,j}' &= c_j^R(c_i^L a_{i,j} - s_i^L a_{i,i+1,j}) - s_j^R(c_i^L a_{i,j+1} - s_i^L a_{i,i+1,j+1}) \\
    a_{i,j+1}' &= s_j^R(c_i^L a_{i,j} - s_i^L a_{i,i+1,j}) + c_j^R(c_i^L a_{i,j+1} - s_i^L a_{i,i+1,j+1}) \\
    a_{i+1,j}' &= c_j^R(s_i^L a_{i,j} + c_i^L a_{i,i+1,j}) - s_j^R(s_i^L a_{i,j+1} + c_i^L a_{i,i+1,j+1}) \\
    a_{i+1,j+1}' &= s_j^R(s_i^L a_{i,j} + c_i^L a_{i,i+1,j}) + c_j^R(s_i^L a_{i,j+1} + c_i^L a_{i,i+1,j+1})
\end{align*}
\]

The computation graph for the rotation is shown in Figure 5.3.

After each iteration, rows and columns of the matrix are exchanged between adjacent processors according to the \textit{parallel ordering} which is described in [40]. Under this ordering, for each \(i\) and \(j\), such that \(1 \leq i < j \leq n\), columns \(i\) and \(j\) of \(A\) are paired and rotated in the same column of processors exactly once in every \(n - 1\) consecutive iterations which are referred to as a \textit{sweep}. Likewise, for each \(1 \leq i < j \leq n\), rows \(i\) and \(j\) of \(A\) are paired and rotated in the same row of processors exactly once in every sweep. To simplify control, a fixed number of \(S\) sweeps is performed to diagonalize \(A\). It is shown in [38] that \(S < 9\) for \(n \leq 50\).

Assuming that there is no data broadcasting among processors, Figure 5.4 shows the processor array by Brent, Luk and van Loan. The dashed arrow lines represent the transmission of the rotation angles and the solid arrow lines represent the transmission of matrix elements. Processors on the main diagonal compute the rotation angles and the main diagonal elements of the matrix, while those not on the main diagonal perform \(2 \times 2\) rotations. Figures 5.5 and 5.6 show
Algorithm 5.1 (FHSVD)

\[ \mu_1 = a_{i+1,i+1} - a_{i,i} \]
\[ \nu_1 = a_{i+1,i} + a_{i,i+1} \]

if \( |\nu_1| \leq \epsilon |\mu_1| \) then

\[ \chi_1 = 1 \]
\[ \sigma_1 = 0 \]

else

\[ \rho_1 = \frac{\mu_1}{\nu_1} \]
\[ \tau_1 = \frac{\text{sign}(\rho_1)}{|\rho_1| + \sqrt{1 + \rho_1^2}} \]
\[ \chi_1 = \frac{1}{\sqrt{1 + \tau_1^2}} \]
\[ \sigma_1 = \chi_1 \tau_1 \]

end.

\[ \mu_2 = a_{i+1,i+1} + a_{i,i} \]
\[ \nu_2 = a_{i+1,i} - a_{i,i+1} \]

if \( |\nu_2| \leq \epsilon |\mu_2| \) then

\[ \chi_2 = 1 \]
\[ \sigma_2 = 0 \]

else

\[ \rho_2 = \frac{\mu_2}{\nu_2} \]
\[ \tau_2 = \frac{\text{sign}(\rho_2)}{|\rho_2| + \sqrt{1 + \rho_2^2}} \]
\[ \chi_2 = \frac{1}{\sqrt{1 + \tau_2^2}} \]
\[ \sigma_2 = \chi_2 \tau_2 \]

end.

e_i^L = \chi_1 \chi_2 + \sigma_1 \sigma_2
s_i^L = \sigma_1 \chi_2 - \chi_1 \sigma_2
e_i^R = \chi_1 \chi_2 - \sigma_1 \sigma_2
s_i^R = \sigma_1 \chi_2 + \chi_1 \sigma_2
Figure 5.2: Computation graph for algorithm FHSVD
The computations performed by the main diagonal and off-diagonal processors, respectively.

The performance bottleneck of the SVD is clearly the calculation of the rotation angle, which contains long sequences of sequential operations and cannot be effectively sped up by conventional techniques.

5.2 On-line scheme for computing the SVD: the network approach

In the network approach of on-line computation, each arithmetic operation in the computation is realized by a single-operation on-line unit. All on-line units have the same interfaces, so successive units can be interconnected directly with no intermediate data conversion. We assume that the inter-processor transmission of the angles and the matrix elements are on-line.

For each on-line operation, it is assumed that the input operands are quasi-normalized, which is defined as

$$|x| \in \left[ \frac{1}{4}, 1 \right]$$

The output is also quasi-normalized. This is achieved by incorporating post-normalization step into the on-line algorithms for addition, multiplication and
Figure 5.4: Systolic array for the SVD by Brent, Luk and van Loan \((n = 8)\)
Figure 5.5: Block diagram of a main diagonal processor

Figure 5.6: Block diagram of an off-diagonal processor
division operations. The on-line result of square root operation is always quasi-normalized. The most-significant bit of the mantissa is always non-zero thus making the sign determination simple. This also holds in the case of cancellation of the most significant digits, since no output is delivered before the result is quasi-normalized. While the on-line delays of multiplication, division and square root given in Table 5.3 are bounded by 7, 7 and 4, respectively, the on-line delay of addition can be as large as 56 due to cancellation of the most significant digits. This is a serious problem that has not been included in the performance analysis in this dissertation. However, the design includes necessary on-line buffers to synchronize inputs arriving out of phase due to cancellation.

5.2.1 Complexity of the on-line SVD computation

Figure 5.7 shows the on-line network for the FHSVD algorithm. The $\epsilon$ tests in the FHSVD algorithm are performed concurrently with the computation of $\rho_i$, $\tau_i$, $\chi_i$ and $\sigma_i$. If a test succeeds, the corresponding variables are forced to 1 and 0, respectively. Two types of delay buffers are used in the implementation. Fixed delay buffers ($FDB$) are used to synchronize the arrival of operands for some of the on-line units over the paths with a fixed difference in on-line delays. The out-of-phase inputs, caused by cancellation, are synchronized through variable delay buffers ($VDB$). These buffers use a design similar to the mantissa alignment and have an estimated cost of 1,150 gates/buffer. The sign of a number can be obtained directly from the sign bit of the first mantissa digit. Constants can be stored in registers and transmitted to the on-line units when needed. The control of on-line units is simple and it is not included in this study.

The on-line network for the rotation computation of main diagonal processors is shown in Figure 5.8. We assume that six inputs to the upper and lower level multipliers are synchronized using 6 variable delay buffers each. Figure 5.9 shows the on-line network for the rotation computation of off-diagonal processors. The number of each type of arithmetic units and estimates of their gate count for each processor are given in Table 5.1 for radix-2 computation, based on the designs described in Chapter 4. The cost of postnormalization is included. Each input and output data requires 10 pins, 8 for the exponent and 2 for the mantissa. Let $G_{diag}$ and $G_{off}$ denote the gate count for each main diagonal and off diagonal processor, respectively. The total cost of an $n/2 \times n/2$ processor array, which computes the SVD of an $n \times n$ matrix, is

$$G_{\frac{n}{2} \times \frac{n}{2}} = G_{diag} \times \frac{n}{2} + G_{off} \times \left( \left( \frac{n}{2} \right)^2 - \frac{n}{2} \right)$$  \hspace{1cm} (5.1)
Figure 5.7: On-line scheme for algorithm FHSVD
Figure 5.8: On-line scheme for rotation of a diagonal processor

<table>
<thead>
<tr>
<th>Arith. unit</th>
<th>Gate count</th>
<th>Data pins</th>
<th>Main diag. proc.</th>
<th>Off diag. proc.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ang. units</td>
<td>rot. units</td>
<td>total units</td>
<td>cost</td>
</tr>
<tr>
<td>Add</td>
<td>1337</td>
<td>30</td>
<td>14 6 20</td>
<td>26700</td>
</tr>
<tr>
<td>Mult</td>
<td>3941</td>
<td>30</td>
<td>10 12 22</td>
<td>86700</td>
</tr>
<tr>
<td>Div</td>
<td>4261</td>
<td>30</td>
<td>6 0 6</td>
<td>25600</td>
</tr>
<tr>
<td>Sqrt</td>
<td>4261</td>
<td>20</td>
<td>4 0 4</td>
<td>17000</td>
</tr>
<tr>
<td>VD Buffer</td>
<td>1150</td>
<td>5</td>
<td>12 17</td>
<td>19950</td>
</tr>
<tr>
<td>FD Buffer</td>
<td>100</td>
<td>6</td>
<td>0 6</td>
<td>600</td>
</tr>
<tr>
<td>ϵ Tests</td>
<td>200</td>
<td>2</td>
<td>0 2</td>
<td>400</td>
</tr>
<tr>
<td>Total cost</td>
<td>~176950</td>
<td></td>
<td></td>
<td>~87600</td>
</tr>
</tbody>
</table>

Table 5.1: Processor cost of on-line SVD
Figure 5.9: On-line scheme for rotation of an off-diagonal processor
5.2.2 Performance of the on-line SVD

The SVD computation is composed of the rotation angle calculation and the rotation calculation. The operations in the critical paths of these calculations are listed in Table 5.2. Let $T_{cyc}$ denote the iteration cycle time, defined as the number of clock cycles between starts of consecutive iterations, and $T_{ite}$ the complete iteration time, which is the number of clock cycles for a complete iteration. Assume that it takes one clock cycle for data to pass through a processor, and the exchange of matrix elements between processors takes no extra time. Then the complete sweep time, defined as the number of clock cycles to compute a sweep, which consists of $n - 1$ iterations, is

$$T_{swe} = (n - 2) \cdot T_{cyc} + T_{ite}$$  \hspace{1cm} (5.2)

The total number of clock cycles for the SVD consisting of $S$ sweeps is

$$T_{svd} = (S \cdot (n - 1) - 1) \cdot T_{cyc} + T_{ite}$$  \hspace{1cm} (5.3)

When post-normalization is performed in an on-line operation, it costs an extra cycle to the on-line delay since the second digit of the result is examined before determining whether the first digit can be output. When the result contains leading zeros, the zeros are discarded and more digits are examined. In the optimal case, there is no leading zero generated in the mantissa, while in the worst case (assuming no leading digit cancellation for addition), up to 1 (addition), 2 (division) or 3 (multiplication) leading zeros may be present. Based on the designs presented in Chapter 4, the required minimum step-time and the on-line delay $\delta$ of the radix-2 implementation of the basic operations are listed in Table 5.3. The step-time is measured in units of $t_g$, which is roughly the delay of a nand gate with no more than 4 inputs. In the following discussion, we define cycles as the maximum of the minimum required step-time for all individual operations. We also assume $\delta_{max}$ for each on-line unit. The delays of the components used in the designs are listed in Table D.8 of Appendix D. The on-line delays for the rotation angle calculation

<table>
<thead>
<tr>
<th>Computation</th>
<th>$+/-$</th>
<th>$\times$</th>
<th>$\div$</th>
<th>$\sqrt{}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Angle calc.</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Rotation</td>
<td>2</td>
<td>2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5.2: Critical path operations for the SVD
Table 5.3: On-line delay and step-time for radix-2 on-line units

and the rotation calculation, denoted as $\Delta_{ang}$ and $\Delta_{rot}$, respectively, are

$$\Delta_{ang} = 82 \text{ cycles}$$
$$\Delta_{rot} = 24 \text{ cycles}$$

The iteration cycle time of the on-line SVD is limited by two factors.

1. The availability of input. In the SVD computation, the rotation angle calculation of each iteration requires the result of the rotation from the previous iteration. The time between the start of the rotation angle calculation and the arrival of data for the next iteration, denoted as $\Delta_{ite}$, includes the on-line delays of the rotation angle calculation, of transmitting the computed angles through one processor, and of the rotation calculation on an off-diagonal processor, as is indicated in Figure 5.4 by the dotted path $a \rightarrow b \rightarrow c \rightarrow d$. For radix-2 computation, we have

$$\Delta_{ite} = \Delta_{ang} + \delta_{pas} + \Delta_{rot}$$
$$= 82 + 1 + 24 = 107 \text{ cycles}$$

2. The availability of the arithmetic units. For each on-line unit, the next iteration can not start until it has finished the computation of the previous iteration. Since in on-line computations all units work in pipelined fashion, the cycle time between iterations must be no less than the largest busy cycle time of all on-line units in the critical path of the computation. Assuming $m + 1$ output digits are computed, the busy cycle an on-line unit is

$$t_{busy} = \delta + m$$

where $\delta$ is the on-line delay of the on-line unit. For radix-2 computation, division has the largest busy cycle with an on-line delay of 7. For double precision computation of 8 exponent bits and 56 mantissa bits, we have

$$t_{busy} = 63 \text{ cycles}$$
Both factors mentioned above present lower bounds on $T_{\text{cyc}}$. Assuming that the matrix size $n \geq 4$, we have

$$T_{\text{ite}} = \Delta_{\text{avg}} + \left(\frac{n}{2} - 2\right) \cdot \delta_{\text{pas}} + \Delta_{\text{rot}} + m$$

then for radix-2 double precision floating-point computation, we have

$$T_{\text{cyc}} = \Delta_{\text{ite}} = 107 \text{ cycles}$$
$$T_{\text{ite}} = 160 + \frac{n}{2} \text{ cycles}$$
$$T_{\text{swc}} = \left(107 + \frac{1}{2}\right) \cdot n - 54 \text{ cycles}$$
$$T_{\text{sud}} = S \cdot (n - 1) \cdot 107 + \frac{n}{2} + 53 \text{ cycles}$$

The hardware utilization is measured in terms of \textit{unit} \cdot \textit{cycle}, which is defined as an arithmetic unit resource for one clock cycle during the computation. The total amount of resource available for the SVD computation is

$$\text{total resource} = (\text{total number of units}) \times T_{\text{sud}}$$

and the amount of resources utilized during the computation is the summation of busy cycles of all units

$$T_{\text{busy}} \equiv \sum_{\text{all units}} t_{\text{busy}}$$

The utilization factor of the computation is defined as the ratio of $T_{\text{busy}}$ and the total resource,

$$U \equiv \frac{T_{\text{busy}}}{\text{total resource}}$$

For the on-line SVD computation, each main diagonal processor has 20 addition units, 22 multiplication units, 6 division units and 4 square root units. Each off-diagonal processor has 8 addition units and 16 multiplication units. Assuming the worst case on-line delay ($\delta_{\text{max}}$) for each on-line operation, and no leading digit cancellation in addition, the busy cycle for each addition, multiplication, division and square root unit is 61, 63, 63 and 60, respectively. Then the utilization factor for the on-line SVD is

$$U_{OL} = \frac{\left(3224 \times \frac{n}{2} + 1496 \times \left(\left(\frac{n}{2}\right)^2 - \frac{n}{2}\right)\right) \times (n - 1) \times S}{\left(52 \times \frac{n}{2} + 24 \times \left(\left(\frac{n}{2}\right)^2 - \frac{n}{2}\right)\right) \times T_{\text{sud}}}$$

129
From this expression it can be shown that for $S \geq 10$ and $n \geq 8$, the utilization factor for the on-line SVD computation is

$$U_{OL} \geq 0.57$$

Figure 5.10 is a timing diagram that shows the busy and idle periods of each of the main diagonal and off-diagonal processors.

5.3 Comparison with conventional schemes

We now compare the on-line implementation with conventional special purpose designs for the SVD computation. The delays are measured in terms of gate delays, denoted as $t_g$, which is approximately the delay time of a nand gate with no more than 4 inputs. The effect of fanout is ignored in the comparison since it depends on low level design details, and we assume that it affects designs of both approaches similarly. Costs of the designs are measured in terms of LSI equivalent gates, which is defined in [41]. The data format of input and output of each arithmetic operation is double precision floating-point with 8-bit exponent and 56-bit mantissa.

The designs of the on-line and conventional implementations are based on components available from the LSI HCMOS gate array libraries[41]. The cost of the on-line implementation is from the designs presented in Chapter 4. The cost of the conventional implementation is based on schemes discussed in Appendix D. The cost and delay figures of the components for both approaches are given in Table D.8 in Appendix D.

From Table 5.3, the step-time of the on-line implementation is $16 t_g$. The step-time of the conventional approach is assumed to be that of the 56-bit parallel adder, which is $21 t_g$. The difference of step-time is taken into consideration when comparing the schemes.

Case 1: Maximum parallelism

In this case we assume for the conventional approach that there are as many arithmetic units available as needed by the computation whenever data is ready. For the processors on the main diagonal of the array, there are 4 adders, 8 multipliers, 2 dividers and 2 square root units. During each iteration, each adder is used 5 times, each multiplier 3 times, each divider 3 times and each square root unit 2 times. For the off-diagonal processors, there are 4 adders and 8 multipliers. Each adder and multiplier is used 2 times per iteration. Table 5.4 lists the multiplexers
Figure 5.10: Timing diagram for on-line SVD ($n = 8$)
<table>
<thead>
<tr>
<th>Arithmetic unit</th>
<th>Main diag. proc.</th>
<th>Off diag. proc.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Component num.</td>
<td>Component num.</td>
</tr>
<tr>
<td>Adder</td>
<td>5-input MUX</td>
<td>2-input MUX</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Multiplier</td>
<td>3-input MUX</td>
<td>2-input MUX</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>2-input MUX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Divider</td>
<td>3-input MUX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Sqrt unit</td>
<td>2-input MUX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>2-input MUX</td>
<td>2-input MUX</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>24</td>
</tr>
<tr>
<td></td>
<td>3-input MUX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5-input MUX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.4: Multiplexers for arithmetic units (Case 1)

that are needed for each processor. The total cost of each main diagonal processor is

\[
G_{\text{diag}} = 4 \cdot g_{\text{add}} + 8 \cdot g_{\text{mult}} + 2 \cdot g_{\text{div}} + 2 \cdot g_{\text{sqrt}} + 8 \cdot g_{\text{mux2}} + 16 \cdot g_{\text{mux3}} + 8 \cdot g_{\text{mux5}}
\]

\[
\approx 149,400
\]

and the cost of each off diagonal processor is

\[
G_{\text{off}} = 4 \cdot g_{\text{add}} + 8 \cdot g_{\text{mult}} + 24 \cdot g_{\text{mux2}}
\]

\[
\approx 120,600
\]

The number of cycles for each arithmetic operation, from Appendix D, are

\[
t_{\text{add}} = 2 \text{ cycles}
\]

\[
t_{\text{mult}} = 6 \text{ cycles}
\]

\[
t_{\text{div}} = 30 \text{ cycles}
\]

\[
t_{\text{sqrt}} = 29 \text{ cycles}
\]

From the critical path operations given in Table 5.2, the number of cycles for the rotation angle calculation and the rotation calculation are

\[
T_{\text{ang}} = 5 \cdot t_{\text{add}} + 4 \cdot t_{\text{mult}} + 3 \cdot t_{\text{div}} + 2 \cdot t_{\text{sqrt}} = 182 \text{ cycles}
\]

\[
T_{\text{rot}} = 2 \cdot t_{\text{add}} + 2 \cdot t_{\text{mult}} = 16 \text{ cycles}
\]

Then we have the iteration cycle time and the complete iteration time for \( n \geq 4 \),

\[
T_{\text{cyc}} = T_{\text{ang}} + \delta_{\text{pas}} + T_{\text{rot}} = 199 \text{ cycles}
\]

\[
T_{\text{ite}} = T_{\text{ang}} + \left(\frac{n}{2} - 2\right) \cdot \delta_{\text{pas}} + T_{\text{rot}}
\]

\[
= 196 + \frac{n}{2} \text{ cycles}
\]
Case 2: Reduced complexity

Assume that each conventional processor on the main diagonal of the array still has 4 adders, 8 multipliers, 2 dividers and 2 square root units, but let the off diagonal processors have 2 adders and 4 multipliers each. Each off diagonal processor performs the rotation computation twice per iteration, each time computing the rotations of 2 of the matrix elements associated with the processor. If a matrix element is going to be transmitted to a main diagonal processor, it is always computed in the first run. Each adder and multiplier of an off diagonal processor is used 4 times per iteration. Table 5.5 shows the number of multiplexers used in each processor. The cost for each off diagonal processor is

\[ G_{\text{off}} = 2 \cdot g_{\text{add}} + 4 \cdot g_{\text{mult}} + 12 \cdot g_{\text{mux}} \]

\[ \approx 62800 \]

Because of the long computation delay of the rotation angle calculation performed by the main diagonal processors, \( T_{\text{cyc}} \) remains the same as in case 1. The complete iteration time becomes

\[ T_{\text{itc}} = T_{\text{ang}} + \left( \frac{n}{2} - 2 \right) \cdot \delta_{\text{pas}} + 2 \cdot T_{\text{rot}} \]

\[ = 212 + \frac{n}{2} \text{ cycles} \]

Figure 5.11 is a timing diagram showing the busy periods of the arithmetic units.

<table>
<thead>
<tr>
<th>Arithmetic unit</th>
<th>Main diag. proc.</th>
<th>Off diag. proc.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Component num.</td>
<td>Component num.</td>
</tr>
<tr>
<td>Adder</td>
<td>5-input MUX 8</td>
<td>4-input MUX 4</td>
</tr>
<tr>
<td>Multiplier</td>
<td>3-input MUX 12</td>
<td>4-input MUX 8</td>
</tr>
<tr>
<td></td>
<td>2-input MUX 4</td>
<td></td>
</tr>
<tr>
<td>Divider</td>
<td>3-input MUX 4</td>
<td></td>
</tr>
<tr>
<td>Sqrt unit</td>
<td>2-input MUX 4</td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>2-input MUX 8</td>
<td>4-input MUX 12</td>
</tr>
<tr>
<td></td>
<td>3-input MUX 16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5-input MUX 8</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.5: Multiplexers for arithmetic units (Case 2)
Figure 5.11: Timing diagram for conventional SVD ($n = 8$)
of the conventional design. The utilization factor for this scheme is

\[ U_{C2} = \frac{\left( 468 \times \frac{n}{2} + 112 \times \left( \frac{n}{2} \right)^2 - \frac{n}{2} \right) \times (n - 1) \times S}{\left( 16 \times \frac{n}{2} + 6 \times \left( \frac{n}{2} \right)^2 - \frac{n}{2} \right) \times T_{svd}} \]

and for \( n = 8 \), \( S = 10 \) we get

\[ U_{C2} = 0.124 \]

**Case 3: Maximum utilization**

Assume that each main diagonal processor has one each of adder, multiplier, divider and square root unit, and each off-diagonal processor has one adder and one multiplier. For each iteration, each diagonal processor performs 20 additions, 22 multiplications, 6 divisions, 4 square root operations, and each off diagonal processor performs 8 additions and 16 multiplications. Each processor needs about 12 registers for buffering input, output and intermediate results. The complexity of the processors are

\[ G_{\text{diag}} = g_{\text{add}} + g_{\text{mult}} + g_{\text{div}} + g_{\text{sqrt}} \approx 26800 \]
\[ G_{\text{off}} = g_{\text{add}} + g_{\text{mult}} \approx 16800 \]

Assume that the order of performing the arithmetic operations is such that those operations in the critical path always proceed when ready. The performance figures are

\[ T_{\text{ang}} = 235 \text{ cycles} \]
\[ \Delta_{\text{ang}} = 221 \text{ cycles} \]
\[ T_{\text{rot}} = \begin{cases} 74 \text{ cycles} & \text{diagonal processor} \\ 98 \text{ cycles} & \text{off diagonal processor} \end{cases} \]
\[ \Delta_{\text{rot}} = 38 \text{ cycles} \]
\[ T_{\text{cyc}} = 269 \text{ cycles} \]
\[ T_{\text{ite}} = \Delta_{\text{ang}} + \left( \frac{n}{2} - 2 \right) \delta_{\text{pass}} + T_{\text{rot}} = 317 + \frac{n}{2} \text{ cycles} \]
\[ T_{\text{swe}} = (n - 2)T_{\text{cyc}} + T_{\text{ite}} = 269.5n - 221 \text{ cycles} \]
\[ T_{\text{svd}} = (S(n - 1) - 1)T_{\text{cyc}} + T_{\text{ite}} \]
\[ = 269S(n - 1) + \frac{n}{2} - 48 \text{ cycles} \]
The utilization factor is

\[
U_{C3} = \frac{\left(468 \times \frac{n}{2} + 112 \times \left(\frac{n}{2}\right)^2 - \frac{n}{2}\right) \times (n - 1) \times S}{\left(4 \times \frac{n}{2} + 2 \times \left(\frac{n}{2}\right)^2 - \frac{n}{2}\right) \times T_{svd}}
\]

For \( n = 8 \) and \( S = 10 \) we have

\[
U_{C3} = 0.3
\]

Figure 5.12 is a timing diagram for this case.

Table 5.6 shows the performance and cost ratio for the conventional and on-line SVD with \( n = 8 \) and \( S = 10 \), assuming no cancellation of leading digits. The figures also reflect the ratio between the step-times of the schemes.

The comparison shows that for \( n = 8 \), the on-line scheme achieves a speedup of about 2.4 over Case 2 of the conventional implementation and about 3.2 over Case 3, and the gate count ranging from factor 1.3 to 5.5 of the conventional approach. For each processor, the on-line scheme requires 80 data connections, while the conventional scheme needs 512 data connections.

### 5.4 Concluding remarks

Through the example given in this chapter, we have demonstrated the following.

1. In an on-line implementation, the interconnection bandwidth requirements are reduced due to the digit-serial nature of the algorithms. This will result in reduced wiring area and easier routing in VLSI design.
Figure 5.12: Timing diagram for conventional SVD ($n = 8$)
<table>
<thead>
<tr>
<th>Operation</th>
<th>On-line</th>
<th>Conventional</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add</td>
<td>1337</td>
<td>4773</td>
</tr>
<tr>
<td>Multiply</td>
<td>3941</td>
<td>12063</td>
</tr>
<tr>
<td>Divide</td>
<td>4261</td>
<td>4993</td>
</tr>
<tr>
<td>Square root</td>
<td>4261</td>
<td>4993</td>
</tr>
</tbody>
</table>

Table 5.7: Cost comparison of on-line and conventional arithmetic unit design

2. For a computation, the performance of the on-line approach relies on the on-line delay of the overall critical path being much smaller than the complete computation time for the same path for the conventional approach. The on-line approach can usually outperform the conventional approach when the critical path of the computation contains long sequences of arithmetic operations.

3. For double precision floating point computations, the designs of the on-line arithmetic units have less complexity than the conventional designs. Table 5.7 compares the gate counts of the designs. For the SVD computation, even though the on-line scheme has a much larger number of arithmetic units than the conventional scheme, the overall complexity of the on-line scheme is still competitive when performance is maximized.

4. Because of the overlapping of the on-line operations, the hardware utilization of the on-line scheme is much higher than the conventional designs.
Chapter 6

Summary and suggestions for future research

6.1 Summary

On-line arithmetic is attractive for VLSI implementation of high performance numerical computation because:

1. Sequential operations are overlapped at the digit level, so for long sequences of operations the computation time can be reduced,

2. Data flow through arithmetic units digit serially, most significant digit first, hence the wiring requirement between arithmetic units is reduced and low pin/logic ratio can be achieved.

We explored the implementation characteristics of on-line arithmetic algorithms. Formal derivation of on-line algorithms was given in Chapter 2 with implementation related parameters that affect the performance of an on-line computation. Parameterized algorithms were derived for the basic arithmetic operations with discussions about the effects of varying the values of the design parameters. These results were further extended in Chapter 3 for the development of multi-operation and composite on-line algorithms that improve the performance and complexity of an on-line computation.

In Chapter 4 we gave gate array implementation for the radix-2 floating-point on-line algorithms for the basic arithmetic operations. Detailed discussion and analysis were given for the on-line division unit since it is most complex among the basic operations.
Chapter 5 studied the application of on-line algorithms to the singular value decomposition computation. Comparison with conventional schemes shows that the on-line approach has the advantage of speed up of 2.4 ~ 3.2 for the SVD and high utilization of hardware due to overlap between arithmetic operations. The cost of the on-line scheme is also competitive compared with performance oriented conventional schemes.

We conclude that on-line arithmetic is effective in improving the performance of long sequences of arithmetic operations, and it is suitable as a viable alternative in special-purpose system implementing numerical computations.

6.2 Suggestions for future research

We suggest the following subjects for consideration of future research.

- Optimal primitive on-line operators for implementing real time computations in modern signal processing applications.
- Fault tolerance in on-line computation.
- Reuse of on-line network for multiple precision computation.
- Error control and rounding. Since on-line arithmetic is suitable for long sequences of arithmetic operations, the accumulative error should be kept under control.
Bibliography


Appendix A

Derivation of the scaled error bound

In deriving on-line algorithms, the scaled error bound is often the solution of the difference inequality-equation,

$$r\varepsilon_{j-1} - \varepsilon_j \leq \alpha X[j] + \beta r^{-j} + \gamma$$

where $\alpha$, $\beta$ and $\gamma$ are constants. Assuming that the solution is of the form

$$\varepsilon_j = AX[j] + Br^{-j} + C$$

we have

$$r\varepsilon_{j-1} = rAX[j - 1] + Br^{-j+2} + rC$$

$$r\varepsilon_{j-1} - \varepsilon_j = AX[j](r - 1) + (B(r^2 - 1) - Ax_{j+\delta-1} - \delta + 2)r^{-j} + (r - 1)C$$

which leads to

$$AX[j](r - 1) + (B(r^2 - 1) - Ax_{j+\delta-1} - \delta + 2)r^{-j} + (r - 1)C \leq \alpha X[j] + \beta r^{-j} + \gamma$$

Hence

$$A \leq \frac{\alpha}{r - 1}$$

$$B \leq \frac{\beta}{r^2 - 1} + \frac{\alpha x_{j+\delta-1} - \delta + 2}{(r - 1)^2(r + 1)}$$

$$C \leq \frac{\gamma}{r - 1}$$
The expressions for $A$ and $C$ contain constants only, so we may take the equal sign. For the value of $B$, $\delta$ is the on-line delay of the variable $x$ and $x_{j+\delta-1}$ is the next digit value of $x$ at step $j$. When $x$ is the output of the on-line computation, we usually have $\delta = 1$. If $x_{j+\delta-1}$ is not given then its worst case value should be assumed to satisfy the inequality. The scaled error bound is given as

$$
\varepsilon_j = \frac{\alpha}{r-1}X[j] + \left(\frac{\beta}{r^2 - 1} + \frac{\alpha x_{j+\delta-1}r^{-\delta+2}}{(r - 1)^2(r + 1)}\right)r^{-j} + \frac{\gamma}{r - 1} \quad (A.1)
$$
Appendix B

Parameter relations for multi-operation on-line algorithms

We now derive the relations between the input/output digits set parameters and the performance parameters of multi-operation on-line algorithms for different types of arithmetic expressions.

B.1 Type 1 computations

For Type 1 computations we have

\[ Z = \sum_{i=1}^{p} X^{(i)} \cdot Y^{(i)} \]

where \( X^{(i)} \) and \( Y^{(i)} \) are single numbers. The partial residual function and on-line recurrence expression are

\[
\begin{align*}
P[j] &= P[j - 1] - z_j r^{-j} \\
&\quad + \sum_{i=1}^{p} (x_{j+\delta_x-1}^{(i)} Y^{(i)}[j] r^{-j-\delta_x+1} + y_{j+\delta_y-1}^{(i)} X^{(i)}[j - 1] r^{-j-\delta_y+1}) \\
&\quad + \sum_{i=1}^{p} (x_{j+\delta_x-1}^{(i)} Y^{(i)}[j] r^{-\delta_x+1} + y_{j+\delta_y-1}^{(i)} X^{(i)}[j - 1] r^{-\delta_y+1})
\end{align*}
\]

with

\[
\mathcal{H}_1[j] = \sum_{i=1}^{p} (x_{j+\delta_x-1}^{(i)} Y^{(i)}[j] r^{-\delta_x+1} + y_{j+\delta_y-1}^{(i)} X^{(i)}[j - 1] r^{-\delta_y+1})
\]

147
\[ H_2[j] = -1 \]

Then from (3.17) we get

\[
\begin{align*}
\varepsilon_j & \leq \frac{-\alpha_z}{r - 1} + \frac{\min(H_1[j])}{r - 1} \\
\varepsilon_j & \leq \frac{\beta_z}{r - 1} - \frac{\max(H_1[j])}{r - 1}
\end{align*}
\]

Assuming the two relations in (B.1) give the same upper bound which is taken as the value for \( \varepsilon_j \), from expressions (2.25) and (2.26) we get the digit selection intervals for Type 1 computations as

\[
\begin{align*}
\hat{L}_k & \geq k + \frac{\beta_z}{r - 1} + \frac{\max(H_1[j])}{r - 1} + \xi \\
\hat{U}_k & \leq k + \frac{\beta_z}{r - 1} - \frac{\max(H_1[j])}{r - 1} - \eta
\end{align*}
\]

Since \( H_2[j] \) is constant, expression (2.31) becomes

\[
\frac{\beta_z}{r - 1} - \frac{\max(H_1[j])}{r - 1} \geq 2^{-1} + \frac{\xi + \eta}{2} - 2^{-\psi_A - 1} \tag{B.2}
\]

If the on-line recurrence is implemented in carry-save form, then \( \eta = 2^{-\psi_A + 1} \) and \( \xi = 0 \), and

\[
\frac{\beta_z}{r - 1} - \frac{\max(H_1[j])}{r - 1} \geq 2^{-1} + 2^{-\psi_A - 1} \tag{B.3}
\]

From (3.16) we have the bounds of \( A[j] \),

\[
\begin{align*}
A[j] & \leq \beta_z + \frac{\beta_z}{r - 1} - \frac{\max(H_1[j])}{r - 1} \\
A[j] & \geq \alpha_z + \frac{\alpha_z}{r - 1} - \frac{\min(H_1[j])}{r - 1}
\end{align*}
\]

Relations (B.1), (B.2) and (B.4) can be used to determine values of the design and interface parameters.

Let \( p = 1 \) and we get the expressions for on-line multiplication

\[ H_1[j] = x_{j+\delta_x-1} \cdot Y[j-1] \cdot r^{-\delta_x+1} + y_{j+\delta_y-1} \cdot X[j] \cdot r^{-\delta_y+1} \]

and from (B.3) we have

\[
\frac{\beta_z}{r - 1} \left( 1 - \frac{\beta_x}{\beta_z} \cdot \max(Y) \cdot r^{-\delta_x+1} - \frac{\beta_y}{\beta_z} \cdot \max(X) \cdot r^{-\delta_y+1} \right) \geq 2^{-1} + 2^{-\psi_A - 1}
\]

148
Hence for a given radix, larger values of the ratio $\beta_z/(r - 1)$ can result in smaller on-line delays or smaller value of $\psi_A$. For example, suppose that $X < 1$, $Y < 1$, $r = 4$, $\alpha_x = \alpha_y = -2$, $\beta_x = \beta_y = 2$, and let $\delta_x = \delta_y = \delta$. If $-\alpha_z = \beta_z = 2$, we have

$$\frac{2}{3}(1 - 2 \cdot 4^{-\delta+1}) \geq 2^{-1} + 2^{-\psi_A-1}$$

and we may choose $\delta = 3$, $\psi_A = 3$ or $\delta = 4$, $\psi_A = 2$. Now let $-\alpha_z = \beta_z = 3$, then

$$1 - \frac{4}{3} \cdot 4^{-\delta+1} \geq 2^{-1} + 2^{-\psi_A-1}$$

and we may have $\delta = 2$, $\psi_A = 2$ or $\delta = 3$, $\psi_A = 1$.

Let $p = 2$ and $Y^{(1)} = X^{(2)} = 1$, then we have the expressions for on-line addition

$$H_1[j] = x_{j+\delta_x-1}r^{-\delta_x+1} + y_{j+\delta_y-1}r^{-\delta_y+1} + \frac{\beta_z}{r - 1} \left( 1 - \frac{\beta_x}{\beta_z}r^{-\delta_x+1} - \frac{\beta_y}{\beta_z}r^{-\delta_y+1} \right) \geq 2^{-1} + 2^{-\psi_A-1}$$

Similar to multiplication, larger values of $\beta_z/(r - 1)$ result in smaller values of the number of input bits for the digit selection function and the on-line delay.

### B.2 Type 2 computations

For Type 2 computations we have

$$Z = \frac{A}{B}$$

where

$$A \equiv \sum_{i=1}^{p} X^{(i)} \cdot Y^{(i)}$$

$$B \equiv \sum_{i=1}^{q} V^{(i)}$$

and $X^{(i)}$, $Y^{(i)}$ and $V^{(i)}$ are single numbers. Assume that $B > 0$. The partial residual function and on-line recurrence expression are

$$P[j] = P[j - 1] - z_j B[j] r^{-j}$$
\[+ \sum_{i=1}^{p} \left( x^{(i)}_{j+\delta_x} Y^{(i)}[j] r^{-j-\delta_x+1} + y^{(i)}_{j+\delta_y} X^{(i)}[j-1] r^{-j-\delta_y+1} \right) \]
\[- \sum_{i=1}^{q} v^{(i)}_{j+\delta_x} Z[j-1] r^{-j-\delta_x+1} \]
\[A[j] = r(A[j-1] - z_{j-1} B[j-1]) \]
\[+ \sum_{i=1}^{p} \left( x^{(i)}_{j+\delta_x} Y^{(i)}[j] r^{-j-\delta_x+1} + y^{(i)}_{j+\delta_y} X^{(i)}[j-1] r^{-j-\delta_y+1} \right) \]
\[- \sum_{i=1}^{q} v^{(i)}_{j+\delta_x} Z[j-1] r^{-j-\delta_x+1} \]

with

\[H_1[j] = \sum_{i=1}^{p} \left( x^{(i)}_{j+\delta_x} Y^{(i)}[j] r^{-j-\delta_x+1} + y^{(i)}_{j+\delta_y} X^{(i)}[j-1] r^{-j-\delta_y+1} \right) \]
\[- \sum_{i=1}^{q} v^{(i)}_{j+\delta_x} Z[j-1] r^{-j-\delta_x+1} \]
\[H_2[j] = -B[j] \]

Then from (3.17) we get
\[
\begin{cases}
  r\varepsilon_{j-1} - \varepsilon_j(\alpha_z) \leq -\alpha_z B[j] + \min(H_1[j]) \\
  r\varepsilon_{j-1} - \varepsilon_j(\beta_z) \leq \beta_z B[j] - \max(H_1[j])
\end{cases} \quad (B.5)
\]

From the solution described in Appendix A we get
\[
\varepsilon_j = \begin{cases}
  \frac{-\alpha_z}{r-1} B[j] + \frac{-\alpha_z \sum \beta_v r^{-\delta_z+1} r^{-j+1} + \min(H_1[j])}{(r-1)^2(r+1)} + \frac{\max(H_1[j])}{r-1} \\
  \frac{\beta_z}{r-1} B[j] + \frac{\beta_z \sum \alpha_v r^{-\delta_z+1} r^{-j+1} - \max(H_1[j])}{(r-1)^2(r+1)} - \frac{\min(H_1[j])}{r-1}
\end{cases} \quad (B.6)
\]

Hence \( \varepsilon_j \) is a function of \( B[j] \). Assuming the two expressions in (B.6) give the same solution which is taken as the value for \( \varepsilon_j \), from expressions (2.25) and (2.26) we get the digit selection intervals for Type 2 computations as
\[\bar{U}_k \leq \begin{cases} (k + \frac{\beta_z}{r-1})B[j] - (k + \frac{\beta_z}{r-1})\mu - \eta \\ + \frac{\beta_z \sum \alpha_r \delta_e + 1}{(r-1)^2} r^{-j+1} - \frac{\max(\mathcal{H}_1[j])}{r-1} & k > -\frac{\beta_z}{r-1} \\
(k + \frac{\beta_z}{r-1})B[j] + (k + \frac{\beta_z}{r-1})\nu - \eta \\ + \frac{\beta_z \sum \alpha_r \delta_e + 1}{(r-1)^2} r^{-j+1} - \frac{\max(\mathcal{H}_1[j])}{r-1} & k \leq -\frac{\beta_z}{r-1} \end{cases} \]

From expression (2.31) we have

\[
\left(\frac{\beta_z}{r-1} - \frac{1}{2}\right)B[j] + \frac{\beta_z \sum \alpha_r \delta_e + 1}{(r-1)^2} r^{-j+1} - \frac{\max(\mathcal{H}_1[j])}{r-1} \\
\geq \begin{cases} (2k - 1)\frac{\mu + \nu}{2} + \frac{\xi + \eta}{2} - 2^{-\psi_A - 1} - \frac{\beta_z}{r-1} & -\rho + 1 \leq k \leq -\frac{\beta_z}{r-1} + 1 \\
(2k - 1)\frac{\mu + \nu}{2} + \frac{\xi + \eta}{2} - 2^{-\psi_A - 1} - \frac{\beta_z}{r-1} & -\rho + 1 \leq k \leq -\frac{\beta_z}{r-1} + 1 \end{cases} \tag{B.7} \]

If \(A[j]\) is in carry-save form, \(B[j]\) is in non-redundant form, and the estimates \(\mathcal{A}[j]\), \(\mathcal{B}[j]\) are obtained by truncation, then we have \(\eta = 2^{-\psi_A + 1}\), \(\xi = 0\), \(\mu = 2^{-\psi_B}\) and \(\nu = 0\), and

\[
\left(\frac{\beta_z}{r-1} - \frac{1}{2}\right)B[j] + \frac{\beta_z \sum \alpha_r \delta_e + 1}{(r-1)^2} r^{-j+1} - \frac{\max(\mathcal{H}_1[j])}{r-1} \\
\geq \begin{cases} (2k - 1)2^{-\psi_B} + 2^{-\psi_A - 1} - \frac{\beta_z}{r-1} & -\rho + 1 \leq k \leq -\frac{\beta_z}{r-1} + 1 \\
\end{cases} \tag{B.8} \]

From (3.16) we get the bounds of \(A[j]\),

\[
\begin{align*}
A[j] &\leq (\beta_z + \frac{\beta_z}{r-1})B[j] + \frac{\beta_z \sum \alpha_r \delta_e + 1}{(r-1)^2} r^{-j+1} - \frac{\max(\mathcal{H}_1[j])}{r-1} \\
A[j] &\geq (\alpha_z + \frac{\beta_z}{r-1})B[j] + \frac{\beta_z \sum \alpha_r \delta_e + 1}{(r-1)^2} r^{-j+1} - \frac{\min(\mathcal{H}_1[j])}{r-1} \tag{B.9} \\
\end{align*} \]

Relations (B.6), (B.7) and (B.9) can be used to determine the design and interface parameters.

Let \(p = q = 1\) and we have the expressions for on-line division

\[
\mathcal{H}_1[j] = n_{j+\delta_e - 1} r^{-\delta_e + 1} - d_{j+\delta_e - 1} Q[j-1] r^{-\delta_e + 1} \\
\mathcal{H}_2[j] = -D[j] \]

151
and the parameter relation (B.7) becomes

$$\frac{\beta_q}{r-1} \left( D[j] + \frac{\alpha_d}{r^2 - 1} r^{-j} - \frac{\beta_n}{\beta_q} r^{-\delta_a + 1} + \frac{\alpha_d \cdot \max(Q[j-1])}{\beta_q} r^{-\delta_a + 1} \right)$$

$$\geq \begin{cases} 
\frac{D[j]}{2} + (2k - 1)2^{-\psi_D} + 2^{-\psi_A-1} & \frac{\beta_q}{r-1} \leq k \leq \rho \\
\frac{D[j]}{2} + \left( \frac{2\beta_q}{r-1} - 1 \right)2^{-\psi_D} + 2^{-\psi_A-1} & -\frac{\beta_q}{r-1} + 1 < k < \frac{\beta_q}{r-1} \\
\frac{D[j]}{2} - (2k - 1)2^{-\psi_D} + 2^{-\psi_A-1} & -\rho + 1 \leq k \leq -\frac{\beta_q}{r-1} + 1 
\end{cases}$$

For a given radix, a larger value for the ratio $\beta_q/(r-1)$ may result in smaller values of the on-line delay or $\psi_A$. As an example, suppose $r = 4$ and $\alpha_n = \alpha_d = -2$, $\beta_n = \beta_d = 2$, and let $\delta_n = \delta_d = \delta$. Assume that $D \in [4^{-1}, 1)$ and $Q[j] < 1$. If $-\alpha_q = \beta_q = 2$, we have

$$\frac{2}{3} (D[j] - \frac{2}{15} \cdot 4^{-\delta_a + 2-j} - 2 \cdot 4^{-\delta+1})$$

$$\geq \begin{cases} 
\frac{D[j]}{2} + (2k - 1)2^{-\psi_D} + 2^{-\psi_A-1} & k = 1, 2 \\
\frac{D[j]}{2} - (2k - 1)2^{-\psi_D} + 2^{-\psi_A-1} & k = -2, -1, 0 
\end{cases}$$

and we may choose $\delta = 4$, $\phi_A = 3$, $\psi_A = 4$, $\psi_D = 11$. Now let $-\alpha_q = \beta_q = 3$, then

$$D[j] - \frac{2}{15} \cdot 4^{-\delta_a + 2-j} - \frac{4}{3} \cdot 4^{-\delta+1}$$

$$\geq \begin{cases} 
\frac{D[j]}{2} + (2k - 1)2^{-\psi_D} + 2^{-\psi_A-1} & k = 1, 2, 3 \\
\frac{D[j]}{2} - (2k - 1)2^{-\psi_D} + 2^{-\psi_A-1} & k = -3, -2, -1, 0 
\end{cases}$$

and we may have $\delta = 4$, $\phi_A = 3$, $\psi_A = 3$, $\psi_D = 8$.

### B.3 Type 3 computations

For Type 3 computations we have

$$Z = \sqrt{\mathcal{A}} \quad \text{(B.10)}$$

where

$$\mathcal{A} \equiv \sum_{i=1}^{p} X^{(i)} \cdot Y^{(i)}$$

152
and $X^{(i)}$ and $Y^{(i)}$ denote single numbers. The partial residual function and on-line recurrence expression are

$$
\begin{align*}
P[j] & \quad = \quad P[j - 1] - z_j(Z[j] + Z[j - 1])r^{-j} + \\
& \quad + \sum_{i=1}^{p} \left( x^{(i)}_{j+\varepsilon_p-1} Y^{(i)}[j] r^{-j+1} + y^{(i)}_{j+\varepsilon_p-1} X^{(i)}[j-1] r^{-j+1} \right) \\
A[j] & \quad = \quad r(A[j - 1] - z_{j-1}(Z[j - 1] + Z[j - 2])) + \\
& \quad + \sum_{i=1}^{p} \left( x^{(i)}_{j+\varepsilon_p-1} Y^{(i)}[j] r^{-j+1} + y^{(i)}_{j+\varepsilon_p-1} X^{(i)}[j-1] r^{-j+1} \right)
\end{align*}
$$

with

$$
\begin{align*}
\mathcal{H}_1[j] & = \quad \sum_{i=1}^{p} \left( x^{(i)}_{j+\varepsilon_p-1} Y^{(i)}[j] r^{-j+1} + y^{(i)}_{j+\varepsilon_p-1} X^{(i)}[j-1] r^{-j+1} \right) \\
\mathcal{H}_2[j] & = \quad -(Z[j] + Z[j - 1])
\end{align*}
$$

Then from (3.17) we get

$$
\begin{align*}
r\epsilon_{j-1} - \epsilon_j(\alpha_z) & \quad \leq \quad -\alpha_z(Z[j] + Z[j - 1]) + \min(\mathcal{H}_1[j]) \\
r\epsilon_{j-1} - \epsilon_j(\beta_z) & \quad \leq \quad \beta_z(Z[j] + Z[j - 1]) - \max(\mathcal{H}_1[j])
\end{align*}
$$

From the solution described in Appendix A we get

$$
\epsilon_j = \left\{ \begin{array}{ll}
-\frac{\alpha_z}{r - 1}(Z[j] + Z[j - 1]) - \left( \frac{\alpha_z}{r - 1} \right)^2 r^{-j+1} + \frac{\min(\mathcal{H}_1[j])}{r - 1} & \quad k \geq -\frac{\alpha_z}{r - 1} \\
\frac{\beta_z}{r - 1}(Z[j] + Z[j - 1]) + \left( \frac{\beta_z}{r - 1} \right)^2 r^{-j+1} - \frac{\max(\mathcal{H}_1[j])}{r - 1} & \quad k < -\frac{\alpha_z}{r - 1}
\end{array} \right.
$$

(B.11)

Hence $\epsilon_j$ is a function of $Z[j] + Z[j - 1]$. Assuming that the first expression in (B.11) gives the solution for $\epsilon_j$, from expressions (2.25) and (2.26) we get the digit selection intervals for Type 3 computations as

$$
\tilde{L}_k \geq \left\{ \begin{array}{ll}
(k - \frac{\alpha_z}{r - 1})(Z[j] + Z[j - 1]) + (k - \frac{\alpha_z}{r - 1})\nu + \xi & \quad k \geq -\frac{\alpha_z}{r - 1} \\
+ \left( \frac{\alpha_z}{r - 1} \right)^2 r^{-j+1} - \frac{\min(\mathcal{H}_1[j])}{r - 1} & \\
(k - \frac{\alpha_z}{r - 1})(Z[j] + Z[j - 1]) - (k - \frac{\alpha_z}{r - 1})\mu + \xi & \quad k < -\frac{\alpha_z}{r - 1} \\
+ \left( \frac{\alpha_z}{r - 1} \right)^2 r^{-j+1} - \frac{\min(\mathcal{H}_1[j])}{r - 1}
\end{array} \right.
$$

$$
\tilde{U}_k \leq \left\{ \begin{array}{ll}
(k + \frac{\alpha_z}{r - 1})(Z[j] + Z[j - 1]) - (k + \frac{\alpha_z}{r - 1})\mu - \eta & \quad k > -\frac{\alpha_z}{r - 1} \\
- \left( \frac{\alpha_z}{r - 1} \right)^2 r^{-j+1} + \frac{\min(\mathcal{H}_1[j])}{r - 1} & \\
(k + \frac{\alpha_z}{r - 1})(Z[j] + Z[j - 1]) + (k + \frac{\alpha_z}{r - 1})\nu - \eta & \quad k \leq -\frac{\alpha_z}{r - 1} \\
- \left( \frac{\alpha_z}{r - 1} \right)^2 r^{-j+1} + \frac{\min(\mathcal{H}_1[j])}{r - 1}
\end{array} \right.
$$
where \((Z[j] + Z[j - 1])\) denotes low precision estimate of \((Z[j] + Z[j - 1])\). From expression (2.31) we have

\[
\left(-\frac{\alpha_z}{r - 1} - \frac{1}{2}\right)(Z[j] + Z[j - 1]) - \left(\frac{\alpha_z}{r - 1}\right)^2 r^{-j+1} + \frac{\min(H_1[j])}{r - 1}
\]

\[
\geq \begin{cases}
(2k - 1)2^{-\psi_{2x}^{-1}} + 2^{-\psi_{A^{-1}}}, & -\frac{\alpha_z}{r - 1} \leq k \leq \rho \\
\left(-\frac{2\alpha_z}{r - 1} - 1\right)2^{-\psi_{2x}^{-1}} + 2^{-\psi_{A^{-1}}}, & -\frac{\alpha_z}{r - 1} + 1 < k < -\frac{\alpha_z}{r - 1} \\
-(2k - 1)2^{-\psi_{2x}^{-1}} + 2^{-\psi_{A^{-1}}}, & -\rho + 1 \leq k \leq -\frac{\alpha_z}{r - 1} + 1
\end{cases}
\]

If \(A[j]\) is in carry-save form, \((Z[j] + Z[j - 1])\) is in non-redundant form, and the estimates \(\tilde{A}[j], Z[j] + Z[j - 1]\) are obtained by truncation, then we have \(\eta = 2^{-\psi_{A+1}}, \xi = 0, \mu = 2^{-\psi_{2x}}\) and \(\nu = 0\), and

\[
\left(-\frac{\alpha_z}{r - 1} - \frac{1}{2}\right)(Z[j] + Z[j - 1]) - \left(\frac{\alpha_z}{r - 1}\right)^2 r^{-j+1} + \frac{\min(H_1[j])}{r - 1}
\]

\[
\geq \begin{cases}
(2k - 1)2^{-\psi_{2x}^{-1}} + 2^{-\psi_{A^{-1}}}, & -\frac{\alpha_z}{r - 1} \leq k \leq \rho \\
\left(-\frac{2\alpha_z}{r - 1} - 1\right)2^{-\psi_{2x}^{-1}} + 2^{-\psi_{A^{-1}}}, & -\frac{\alpha_z}{r - 1} + 1 < k < -\frac{\alpha_z}{r - 1} \\
-(2k - 1)2^{-\psi_{2x}^{-1}} + 2^{-\psi_{A^{-1}}}, & -\rho + 1 \leq k \leq -\frac{\alpha_z}{r - 1} + 1
\end{cases}
\]

From (3.16) we have the boundary values of \(A[j]\),

\[
\begin{cases}
A[j] \leq (\beta_z + \frac{\beta_z}{r - 1})(Z[j] + Z[j - 1]) + \left(\frac{\beta_z}{r - 1}\right)^2 r^{-j+1} - \frac{\max(H_1[j])}{r - 1} \\
A[j] \geq (\alpha_z - \frac{\alpha_z}{r - 1})(Z[j] + Z[j - 1]) + \left(\frac{\alpha_z}{r - 1}\right)^2 r^{-j+1} - \frac{\min(H_1[j])}{r - 1}
\end{cases}
\] (B.13)

Relations (B.11), (B.12) and (B.13) can be used to determine the design and interface parameters.

Let \(p = 1, Y^{(1)} = 1\) and we get the expressions for the on-line square root algorithm

\[
H_1[j] = x_{j+\delta_{x}^{-1}} r^{-\delta_{x}+1}
\]

\[
\min(H_1[j]) = \alpha_z r^{-\delta_{x}+1}
\]

\[
\max(H_1[j]) = \beta_z r^{-\delta_{x}+1}
\]

and the parameter relation is

\[
\left(-\frac{\alpha_z}{r - 1}\right)(Z[j] + Z[j - 1]) - \left(\frac{\alpha_z}{r - 1}\right)^2 r^{-j+1} + \frac{\alpha_z}{r - 1}
\]

154
\[
\begin{align*}
Z[j] + Z[j - 1] + (2k - 1) & 2^{-\psi_2Z} + 2^{-\psi_1Z-1}, & -\frac{\alpha_z}{r - 1} \leq k \leq \rho \\
\frac{Z[j] + Z[j - 1]}{2} + (\frac{-2\alpha_z}{r - 1} - 1) & 2^{-\psi_2Z} + 2^{-\psi_1Z-1}, & -\frac{\alpha_z}{r - 1} + 1 < k < -\frac{\alpha_z}{r - 1} \\
\frac{Z[j] + Z[j - 1]}{2} + (2k - 1) & 2^{-\psi_2Z} + 2^{-\psi_1Z-1}, & -\rho + 1 \leq k \leq -\frac{\alpha_z}{r - 1} + 1
\end{align*}
\]
Appendix C

Derivation of the selection function for the radix-2 on-line square root algorithm

In this appendix we derive the selection function for square root for $j = 1, 2, 3$. We have

\[
= 2R[j - 1] + x_{next}2^{-4} \\
U_k = k \cdot 2Y[j - 1] + k2^{-j} + \varepsilon_j \\
L_k = k \cdot 2Y[j - 1] + k2^{-j} - \varepsilon_j
\]

For $j \leq 4$ and $\psi_A = 4$, the truncation error for $A[j]$ is zero and we have

\[
\hat{A}[j] = A[j]
\]

For $j = 1$ we have

\[
A[1] = 2 \cdot X[1] \cdot 2^{-1} \in (2^{-3}, 1) \\
U_1 = 2^{-1} + \varepsilon_1 \\
L_1 = 2^{-1} - \varepsilon_1 \\
U_0 = \varepsilon_1 \\
L_0 = -\varepsilon_1
\]
To satisfy the containment condition, we have
\[ U_1 \geq 1 \implies \varepsilon_1 \geq 2^{-1} \]
To satisfy the continuity condition, we have
\[ U_0 - L_1 \geq 0 \implies \varepsilon_1 \geq 2^{-2} \]
We choose
\[ I_1 = 2^{-2} \]
Then we have
\[ y_1 = 1, \quad A[1] \in [2^{-2}, 1) \]
\[ R[1] \in [-2^{-2}, 2^{-1}) \]
\[ y_1 = 0, \quad A[1] \in (2^{-3}, 2^{-2}) \]
\[ R[1] \in (2^{-3}, 2^{-2}) \]

For \( j = 2 \), we have
\[
A[2] = 2 \cdot R[1] + \chi_{n=1}2^{-4} \\
U_1 = 2Y[1] + 2^{-2} + \varepsilon_2 \\
L_1 = 2Y[1] + 2^{-2} - \varepsilon_2 \\
U_0 = \varepsilon_2 \\
L_0 = -\varepsilon_2 \\
U_{-1} = -2Y[1] + 2^{-2} + \varepsilon_2 \\
L_{-1} = -2Y[1] + 2^{-2} - \varepsilon_2
\]

1. For \( y_1 = 0 \), we have
\[
R[1] \in (2^{-3}, 2^{-2}) \\
A[2] \in (2^{-3} + 2^{-4}, 2^{-1} + 2^{-4}) \\
Y[1] = 0 \\
U_1 = 2^{-2} + \varepsilon_2 \\
L_1 = 2^{-2} - \varepsilon_2
\]
Then we have
\[ y_2 = 1, \quad A[2] \in [2^{-3} + 2^{-4}, 2^{-1} + 2^{-4}) \]
\[ R[2] \in [-2^{-4}, 2^{-2} + 2^{-4}) \]
2. For $y_1 = 1$,

\[
\begin{align*}
R[1] & \in [-2^{-2}, 2^{-1}) \\
A[2] & \in [-2^{-1} - 2^{-4}, 1 + 2^{-1}) \\
Y[1] & = 2^{-1} \\
U_1 & = 1 + 2^{-2} + \varepsilon_2 \\
L_1 & = 1 + 2^{-2} - \varepsilon_2 \\
U_0 & = \varepsilon_2 \\
L_0 & = -\varepsilon_2 \\
U_{-1} & = -1 + 2^{-2} + \varepsilon_2 \\
L_{-1} & = -1 + 2^{-2} - \varepsilon_2
\end{align*}
\]

To satisfy the containment condition, we have

\[
\begin{align*}
U_1 & \geq 1 + 2^{-4} & \Rightarrow \varepsilon_2 & \geq -2^{-3} - 2^{-4} \\
L_{-1} & \leq -2^{-1} - 2^{-4} & \Rightarrow \varepsilon_2 & \geq -2^{-3} - 2^{-4}
\end{align*}
\]

To satisfy the continuity condition, we have

\[
U_0 - L_1 \geq 0 \quad \Rightarrow \quad \varepsilon_2 \geq 2^{-1} + 2^{-3}
\]

We choose

\[
I_1 = 2^{-3} + 2^{-4}
\]

which allows $y_2 = 1$ for the first case. Then we have

\[
\begin{align*}
y_2 = 1, & \quad A[2] \in [2^{-3} + 2^{-4}, 1 + 2^{-4}) \\
& \quad Y[2] + Y[1] = 1 + 2^{-2} \\
& \quad R[2] \in [-1 - 2^{-4}, -2^{-3} - 2^{-4}) \\
y_2 = 0, & \quad A[2] \in [-2^{-1} - 2^{-4}, 2^{-3} + 2^{-4}) \\
& \quad R[2] \in (-2^{-1} - 2^{-4}, 2^{-3} + 2^{-4})
\end{align*}
\]

For $j = 3$, we have

\[
\begin{align*}
U_1 & = 2Y[2] + 2^{-3} + \varepsilon_3
\end{align*}
\]
\[ L_1 = 2Y[2] + 2^{-3} - \varepsilon_3 \]
\[ U_0 = \varepsilon_3 \]
\[ L_0 = -\varepsilon_3 \]
\[ U_{-1} = -2Y[2] + 2^{-3} + \varepsilon_3 \]
\[ L_{-1} = -2Y[2] + 2^{-3} - \varepsilon_3 \]

1. For \( y_1 = 1, y_2 = 1 \), we have

\[
R[2] \in [-1 - 2^{-4}, -2^{-3} - 2^{-4})
\]
\[
\]
\[ Y[2] = 2^{-1} + 2^{-2} \]
\[ U_0 = \varepsilon_3 \]
\[ L_0 = -\varepsilon_3 \]
\[ U_{-1} = -1 - 2^{-1} + 2^{-3} + \varepsilon_3 \]
\[ L_{-1} = -1 - 2^{-1} + 2^{-3} - \varepsilon_3 \]

To satisfy the containment condition,

\[
L_{-1} \leq -1 - 2^{-2} - 2^{-4} \quad \implies \quad \varepsilon_3 \geq -2^{-4}
\]

To satisfy the continuity condition,

\[
U_{-1} - L_0 \geq 0 \quad \implies \quad \varepsilon_3 \geq 2^{-1} + 2^{-3} + 2^{-4}
\]

We choose

\[ I_0 = -2^{-2} - 2^{-3} - 2^{-4} \]

Then we have

\[ y_3 = 0, \quad A[3] \in [-2^{-2} - 2^{-3} - 2^{-4}, -2^{-2} - 2^{-4}) \]
\[ R[3] \in [-2^{-2} - 2^{-3} - 2^{-4}, -2^{-2} - 2^{-4}) \]
\[ y_3 = -1, \quad A[3] \in [-2 - 2^{-3} - 2^{-4}, -2^{-2} - 2^{-3} - 2^{-4}) \]
\[ R[3] \in (-2^{-1} - 2^{-2} - 2^{-4}, 2^{-1} + 2^{-2} + 2^{-3} + 2^{-4}) \]

2. For \( y_1 = 1, y_2 = 0 \), we have

\[ R[2] \in (-2^{-1} - 2^{-4}, 2^{-1} + 2^{-3}) \]
\[ A[3] \in (-1 - 2^{-3} - 2^{-4}, 1 + 2^{-2} + 2^{-4}) \]

\[ Y[2] = 2^{-1} \]

\[ U_1 = 1 + 2^{-3} + \varepsilon_3 \]

\[ L_1 = 1 + 2^{-3} - \varepsilon_3 \]

\[ U_0 = \varepsilon_3 \]

\[ L_0 = -\varepsilon_3 \]

\[ U_{-1} = -1 + 2^{-3} + \varepsilon_3 \]

\[ L_{-1} = -1 + 2^{-3} - \varepsilon_3 \]

To satisfy the containment condition,

\[ U_1 \geq 1 + 2^{-2} + 2^{-4} \implies \varepsilon_3 \geq 2^{-3} + 2^{-4} \]

\[ L_{-1} \leq -1 - 2^{-3} - 2^{-4} \implies \varepsilon_3 \geq 2^{-2} + 2^{-4} \]

To satisfy the continuity condition,

\[ U_0 - L_1 \geq 0 \implies \varepsilon_3 \geq 2^{-1} + 2^{-4} \]

\[ U_{-1} - L_0 \geq 0 \implies \varepsilon_3 \geq 2^{-1} - 2^{-4} \]

We choose

\[ I_1 = 2^{-2} + 2^{-4} \]

\[ I_0 = -2^{-2} - 2^{-3} - 2^{-4} \]

Then we have

\[ y_3 = 1, \quad A[3] \in [2^{-2} + 2^{-4}, 1 + 2^{-2} + 2^{-4}) \]


\[ R[3] \in [-2^{-1} - 2^{-2} - 2^{-4}, 2^{-3} + 2^{-4}) \]

\[ y_3 = 0, \quad A[3] \in [-2^{-2} - 2^{-3} - 2^{-4}, 2^{-2} + 2^{-4}) \]

\[ R[3] \in [-2^{-2} - 2^{-3} - 2^{-4}, 2^{-2} + 2^{-4}) \]

\[ y_3 = -1, \quad A[3] \in [-1 - 2^{-3} - 2^{-4}, -2^{-1} + 2^{-4}) \]


\[ R[3] \in (-2^{-2} - 2^{-4}, 2^{-2} + 2^{-3} + 2^{-4}) \]

3. For \( y_1 = 0, y_2 = 1 \),

\[ R[2] \in (-2^{-4}, 2^{-2} + 2^{-4}) \]
\[
A[3] \in (-2^{-3} - 2^{-4}, 2^{-1} + 2^{-3} + 2^{-4})
\]
\[
Y[2] = 2^{-2}
\]
\[
U_1 = 2^{-1} + 2^{-3} + \varepsilon_3
\]
\[
L_1 = 2^{-1} + 2^{-3} - \varepsilon_3
\]
\[
U_0 = \varepsilon_3
\]
\[
L_0 = -\varepsilon_3
\]

To satisfy the containment condition,
\[
U_1 \geq 2^{-1} + 2^{-3} + 2^{-4} \implies \varepsilon_3 \geq 2^{-4}
\]

To satisfy the continuity condition,
\[
U_0 - L_1 \geq 0 \implies \varepsilon_3 \geq 2^{-2} + 2^{-4}
\]

We choose
\[
I_1 = 2^{-2} + 2^{-4}
\]

Then we have
\[
y_3 = 1, \quad A[3] \in [2^{-2} + 2^{-4}, 2^{-1} + 2^{-3} + 2^{-4})
\]
\[
\]
\[
R[3] \in [-2^{-2} - 2^{-4}, 2^{-4})
\]
\[
y_3 = 0, \quad A[3] \in [-2^{-3} - 2^{-4}, 2^{-2} + 2^{-4})
\]
\[
R[3] \in [-2^{-3} - 2^{-4}, 2^{-2} + 2^{-4})
\]

It is easy to show that the values of \( R[3] \) satisfy the containment condition for \( j = 4 \). The selection function for square root operation for \( j = 1, 2, 3 \) is
\[
I_1 2^{-4} = \begin{cases}
2^{-2}, & j = 1 \\
2^{-3} + 2^{-4}, & j = 2 \\
2^{-2} + 2^{-4}, & j = 3
\end{cases}
\]
\[
I_0 2^{-4} = -2^{-2} - 2^{-3} - 2^{-4}, \quad j = 3
\]
Appendix D

Complexity and performance of conventional designs

In this appendix we derive cost and performance data for conventional parallel implementations of floating-point arithmetic operations so that a comparison with on-line approaches can be made. We make the following assumptions.

1. Each input and output data is in double precision floating-point format, with an 8-bit exponent and a 56-bit mantissa. For conventional implementations, input and output data of all arithmetic units are in non-redundant form.

2. For conventional design, detailed control mechanisms and drivers to accommodate large fanouts are ignored.

3. For the ease of comparison, all designs use components of the LSI gate array libraries as described in [41]. The complexity of a design is measured in terms of its gate count and pin count. The gate count is the number of equivalent gates[41], which is defined to be equal to two P-channel and two N-channel transistors. The pin count is the number of wires needed for input and output data of the arithmetic operation.

4. The timing of the designs are measured in terms of gate delays, denoted as $t_g$. A nand gate is assumed to have a delay of $1 \ t_g$ if the number of inputs is 2 to 4, and $2 \ t_g$ for 5 to 16 inputs. The effect of fanout is ignored since it is dependent on low level circuit design and implementation technology, and we assume that similar effects would apply to both conventional and on-line schemes.
5. For conventional designs, an arithmetic unit is reused for different instances of the same arithmetic operation. Consequently, each input of an arithmetic operation is associated with a multiplexer.

6. The clock cycle time of the conventional designs is the time delay of the 56-bit carry-lookahead adder unit.

7. Post-normalization of result and rounding are not considered in the designs.

In the following, we describe briefly the cost and performance of arithmetic units for addition, multiplication, division and square root operations. The performance and cost parameters of the components used in the designs are listed at the end of this appendix.

### D.1 Conventional addition unit design

The conventional floating-point add operation is performed in two clock cycles. In the first cycle, the exponent calculation and mantissa alignment take place. The mantissa calculation is performed in the second cycle. Figure D.1 is a diagram of the conventional adder design. The 8-bit adder for the exponent calculation consists of two FA4’s and a CLA1 from the LSI component library. The mantissa alignment is implemented by 2 56-bit multiplexers and a 56-bit barrel shifter. Each of the switches in the barrel shifter consists of a pair of tri-state drivers. The 56-bit adder for the mantissa calculation uses 2 levels of carry-lookahead. The first level consists of 14 4-bit carry-lookahead units, and the second level consists of 4 of the same units.

The delay of the exponent calculation and mantissa alignment is $17 \ t_g$. The delay of the mantissa calculation, which is the delay of the 56-bit adder, is $21 \ t_g$. The total cost of the addition unit is 4773 equivalent gates. Table D.1 summarizes the cost and performance of the design.

### D.2 Conventional multiplication unit design

The conventional multiplication operation is performed in radix-4 with multiplier recoding. The recurrence is computed in carry-save form and the total number of terms to be added is reduced from 56 to 28 due to recoding. After the recurrence steps are completed, the product term is converted from carry-save form to non-redundant from by a carry-assimilation adder, which is the same as that used in
Figure D.1: Block diagram of conventional adder design

<table>
<thead>
<tr>
<th>Functional unit</th>
<th>Functional components</th>
<th>Gate count</th>
<th>Delay</th>
<th>Pin count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exponent calculation</td>
<td>8-bit MUX (1)</td>
<td>26</td>
<td>$2 t_g$</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>8-bit INV (1)</td>
<td>8</td>
<td>$1 t_g$</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>8-bit Adder (1)</td>
<td>120</td>
<td>$8 t_g$</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>8-bit Register (1)</td>
<td>65</td>
<td>$2 t_g$</td>
<td>4</td>
</tr>
<tr>
<td>Mantissa calculation</td>
<td>56-bit MUX (2)</td>
<td>364</td>
<td>$2 t_g$</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>56-bit Barrel shifter (1)</td>
<td>2016</td>
<td>$6 t_g$</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>56-bit Register (3)</td>
<td>1347</td>
<td>-</td>
<td>21</td>
</tr>
<tr>
<td></td>
<td>56-bit Adder (1)</td>
<td>827</td>
<td>$21 t_g$</td>
<td>21</td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>4773</td>
<td>$21 t_g$</td>
<td>197</td>
</tr>
</tbody>
</table>

Table D.1: Conventional addition unit design data
the mantissa calculation of addition. Figure D.2 is a diagram of the multiplication unit design.

The number of carry-save adders used in calculating the recurrence and the number of levels of the CSA tree affects the delay of the recurrence computation and the total number of cycles required for the multiplication operation. Table D.2 shows the delays and number of cycles needed for different number of CSA levels and CSA units. We assume that 7 carry-save adders are used, so the recurrence takes 4 cycles to generate 28 radix-4 digits. It takes 1 cycle to load the input operands and 1 cycle to convert the output into non-redundant form, hence the multiplication operations takes a total of 6 cycles to complete. The total cost of the design is 12063 gates. Table D.3 summarizes the cost and performance of the design.
<table>
<thead>
<tr>
<th>CSA Levels</th>
<th>Num. of CSA’s</th>
<th>Reduction</th>
<th>CSA only</th>
<th>with rec. &amp; mult.</th>
<th>number of cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>3 to 2</td>
<td>$3 , t_g$</td>
<td>$7 , t_g$</td>
<td>26</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>4 to 2</td>
<td>$6 , t_g$</td>
<td>$10 , t_g$</td>
<td>13</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>6 to 2</td>
<td>$9 , t_g$</td>
<td>$13 , t_g$</td>
<td>7</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>7 to 2</td>
<td>$12 , t_g$</td>
<td>$16 , t_g$</td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>8 to 2</td>
<td>$12 , t_g$</td>
<td>$16 , t_g$</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>7</td>
<td>9 to 2</td>
<td>$12 , t_g$</td>
<td>$16 , t_g$</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>12 to 2</td>
<td>$15 , t_g$</td>
<td>$19 , t_g$</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>11</td>
<td>13 to 2</td>
<td>$15 , t_g$</td>
<td>$19 , t_g$</td>
<td>3</td>
</tr>
<tr>
<td>6</td>
<td>17</td>
<td>19 to 2</td>
<td>$18 , t_g$</td>
<td>$22 , t_g$</td>
<td>2</td>
</tr>
<tr>
<td>7</td>
<td>26</td>
<td>28 to 2</td>
<td>$21 , t_g$</td>
<td>$25 , t_g$</td>
<td>1</td>
</tr>
</tbody>
</table>

Table D.2: Cycle times for various CSA levels

<table>
<thead>
<tr>
<th>Functional unit</th>
<th>Functional components</th>
<th>Gate count</th>
<th>Delay</th>
<th>Pin count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exponent calculation</td>
<td>8-bit Adder (1)</td>
<td>120</td>
<td>$8 , t_g$</td>
<td></td>
</tr>
<tr>
<td>Exponent calculation</td>
<td>8-bit Register (1)</td>
<td>65</td>
<td>$2 , t_g$</td>
<td></td>
</tr>
<tr>
<td>Mantissa calculation</td>
<td>56-bit Register (5)</td>
<td>2245</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Mantissa calculation</td>
<td>57-bit Prod. Gen. (7)</td>
<td>4788</td>
<td>$2 , t_g$</td>
<td></td>
</tr>
<tr>
<td>Mantissa calculation</td>
<td>Multiplier recoder (7)</td>
<td>98</td>
<td>$2 , t_g$</td>
<td></td>
</tr>
<tr>
<td>Mantissa calculation</td>
<td>56-bit CSA (7)</td>
<td>3920</td>
<td>$3 , t_g$</td>
<td></td>
</tr>
<tr>
<td>Mantissa calculation</td>
<td>56-bit Adder (1)</td>
<td>827</td>
<td>$21 , t_g$</td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>12063</td>
<td>$16 , t_g$</td>
<td>197</td>
</tr>
</tbody>
</table>

Table D.3: Conventional multiplication unit design data
D.3 Conventional division unit design

The division scheme realizes a radix-4, non-restoring algorithm. The quotient selection function generates quotient digits in signed digit form, which are then converted to non-redundant form on-the-fly. The recurrence steps are performed by carry-save adders. Figure D.3 is a diagram of the division unit design.

The quotient digit selection design is based on data given by Talor in Figure 5(b) in [42]. Its design consists of an 8-bit adder and selection logic with 10 inputs, 2 outputs and 44 product terms. Each product term is assumed to have 6 inputs, and each output is assumed to have 22 product terms.

Algorithm D.1 is the radix-4 on-the-fly conversion algorithm.
Algorithm D.1 (Radix-4 on-the-fly conversion)
/* Initialization, reset */
if RS = 0 then
   for all i do
      C'[i] = 1; a'[i] = 0
/* At digit position j, where incoming digit x[j] is loaded */
ext if i ≠ j then
   C'[i] = 0
   if x[j] ≥ 0 then
      a'[i] = x[j]
   else
      a'[i] = 4 − |x[j]|
/* At all digit positions i ≠ j */
ext
   if C[i] = 1 then
      C'[i] = 1; a'[j] = a[j]
ext if x[j] > 0 then
      C'[i] = 1; a'[j] = a[j]
ext if x[j] = 0 then
      C'[i] = 0; a'[j] = a[j]
ext
   C'[i] = 1; a'[j] = (a[i] − 1) mod 4
end.

It is assumed that the input digits are in the range
\[ x[j] \in \{-2, -1, 0, 1, 2\} \]
Each digit position of the output is associated with a flag, which indicate whether that digit of the output is confirmed or unconfirmed.

The load signal ld for digit i is realized by a shift register sh[i]. Each digit slice of the conversion operation consists of 4 registers and the logic to generate c'[i] and a'[i]. Table D.4 is the truth table for the c'[i] and a[i] logic. Figure D.4 is a block diagram of the digit-slice of the on-the-fly conversion unit. The cost of a digit-slice is given in Table D.5. The cost of a 56-bit conversion unit is 1652 equivalent gates.
Table D.4: Truth table for the generation logic of $c'[i]$ and $a'[i]$

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>$RS$</td>
<td>$sh[i]$</td>
</tr>
<tr>
<td>-------</td>
<td>---------</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure D.4: Digit-slice of the on-the-fly conversion unit
<table>
<thead>
<tr>
<th>Component</th>
<th>LSI comp. used</th>
<th>cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shift register</td>
<td>FD2(1)</td>
<td>6</td>
</tr>
<tr>
<td>Flag</td>
<td>FD2(1)</td>
<td>6</td>
</tr>
<tr>
<td>$a_1[i], a_2[i]$</td>
<td>FD2(2)</td>
<td>12</td>
</tr>
<tr>
<td>Inverters</td>
<td>IV(3)</td>
<td>3</td>
</tr>
<tr>
<td>$C[i]$ logic</td>
<td>ND2(3) ND4(1)</td>
<td>5</td>
</tr>
<tr>
<td>$a_1[i]$ logic</td>
<td>ND2(1) ND3(3) ND4(1) ND5(1)</td>
<td>14</td>
</tr>
<tr>
<td>$a_2[i]$ logic</td>
<td>ND3(1) ND4(3) ND6(1)</td>
<td>13</td>
</tr>
<tr>
<td>Digit-slice cost</td>
<td></td>
<td>59</td>
</tr>
</tbody>
</table>

Table D.5: Cost of radix-4 on-the-fly conversion digit slice

The delay of the conversion is $3 t_g$.

The floating-point division operation takes 29 cycles and the cost of the design is 4993 equivalent gates. Table D.6 summarizes the cost and performance of the design.

## D.4 Conventional square root unit design

It is assumed that the square root unit has the same complexity and performance as the division unit.
<table>
<thead>
<tr>
<th>Functional unit</th>
<th>Functional components</th>
<th>Gate count</th>
<th>Delay</th>
<th>Pin count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exponent calculation</td>
<td>8-bit INV</td>
<td>(1) 8</td>
<td>$1 t_g$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8-bit Adder</td>
<td>(1) 120</td>
<td>$8 t_g$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8-bit Register</td>
<td>(1) 65</td>
<td>$2 t_g$</td>
<td></td>
</tr>
<tr>
<td>Mantissa calculation</td>
<td>56-bit Register</td>
<td>(3) 1347</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>57-bit Prod. Gen.</td>
<td>(1) 684</td>
<td>$2 t_g$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>56-bit MUX</td>
<td>(1) 182</td>
<td>$2 t_g$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>56-bit CSA</td>
<td>(1) 560</td>
<td>$3 t_g$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8-bit Adder</td>
<td>(1) 120</td>
<td>$8 t_g$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Digit selection</td>
<td>(1) 237</td>
<td>$5 t_g$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3-bit Register</td>
<td>(1) 18</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>56-bit conversion</td>
<td>(1) 1652</td>
<td>$3 t_g$</td>
<td></td>
</tr>
</tbody>
</table>

| Total                 | 4993                  | 18 $t_g$   | 197   |

Table D.6: Conventional division unit design data
<table>
<thead>
<tr>
<th>Functional component</th>
<th>LSI comp.(count)</th>
<th>equiv. gate</th>
<th>gate delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-bit INV</td>
<td>IV(8)</td>
<td>8</td>
<td>$t_g$</td>
</tr>
<tr>
<td>8-bit Adder</td>
<td>CLA1(1) FA4(2)</td>
<td>120</td>
<td>$8 t_g$</td>
</tr>
<tr>
<td>8-bit MUX</td>
<td>MUX24H(2)</td>
<td>26</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>8-bit Register</td>
<td>FD1(8) ND2(24) IV(1)</td>
<td>65</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>56-bit MUX</td>
<td>MUX24H(14)</td>
<td>182</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>56-bit Barrel shifter</td>
<td>BTS4(672)</td>
<td>2016</td>
<td>$6 t_g$</td>
</tr>
<tr>
<td>56-bit Adder</td>
<td>ND2(164) ND3(72) ND4(90) ND6(18) EO(112) IV(90)</td>
<td>827</td>
<td>$21 t_g$</td>
</tr>
<tr>
<td>56-bit Register</td>
<td>FD1(56) ND2(168) IV(1)</td>
<td>449</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>Multiplier reconder</td>
<td>ND2(7) ND3(2) IV(3)</td>
<td>14</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>57-bit Prod. Gen.</td>
<td>ND3(228) ND4(57) IV(114)</td>
<td>684</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>56-bit CSA</td>
<td>FA1(56)</td>
<td>560</td>
<td>$3 t_g$</td>
</tr>
<tr>
<td>Digit selection</td>
<td>ND6(44) ND4(6) ND3(1) NR2(3)</td>
<td>237</td>
<td>$5 t_g$</td>
</tr>
<tr>
<td>3-bit Register</td>
<td>FD2(3)</td>
<td>18</td>
<td>—</td>
</tr>
<tr>
<td>64-bit 2 input MUX</td>
<td>MUX24H(16)</td>
<td>208</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>64-bit 3 input MUX</td>
<td>MUX34H(16)</td>
<td>352</td>
<td>$3 t_g$</td>
</tr>
<tr>
<td>64-bit 4 input MUX</td>
<td>MUX44H(16)</td>
<td>416</td>
<td>$3 t_g$</td>
</tr>
<tr>
<td>64-bit 5 input MUX</td>
<td>MUX54H(16)</td>
<td>560</td>
<td>$4 t_g$</td>
</tr>
</tbody>
</table>

Table D.7: Cost and delay of functional components
<table>
<thead>
<tr>
<th>LSI component</th>
<th>Description</th>
<th>equiv. gate</th>
<th>gate delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>IV</td>
<td>inverter</td>
<td>1</td>
<td>$1 t_g$</td>
</tr>
<tr>
<td>ND2</td>
<td>2 input NAND gate</td>
<td>1</td>
<td>$1 t_g$</td>
</tr>
<tr>
<td>ND3</td>
<td>3 input NAND gate</td>
<td>2</td>
<td>$1 t_g$</td>
</tr>
<tr>
<td>ND4</td>
<td>4 input NAND gate</td>
<td>2</td>
<td>$1 t_g$</td>
</tr>
<tr>
<td>ND6</td>
<td>6 input NAND gate</td>
<td>5</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>NR2</td>
<td>2 input NOR gate</td>
<td>1</td>
<td>$1 t_g$</td>
</tr>
<tr>
<td>EO</td>
<td>2 input exclusive OR gate</td>
<td>3</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>BTS4</td>
<td>3 state driver</td>
<td>3</td>
<td>$1 t_g$</td>
</tr>
<tr>
<td>FD1</td>
<td>D flip flop</td>
<td>5</td>
<td>$-$</td>
</tr>
<tr>
<td>FD2</td>
<td>D flip flop with clear</td>
<td>6</td>
<td>$-$</td>
</tr>
<tr>
<td>FA1</td>
<td>full adder</td>
<td>10</td>
<td>$3 t_g$</td>
</tr>
<tr>
<td>FA4</td>
<td>4 bit binary full adder</td>
<td>44</td>
<td>$7/4 t_g$</td>
</tr>
<tr>
<td>CLA1</td>
<td>4-bit carry look ahead</td>
<td>22</td>
<td>$4 t_g$</td>
</tr>
<tr>
<td>MUX24H</td>
<td>quad 2 bit multiplexer</td>
<td>13</td>
<td>$2 t_g$</td>
</tr>
<tr>
<td>MUX34H</td>
<td>quad 3 bit multiplexer</td>
<td>22</td>
<td>$3 t_g$</td>
</tr>
<tr>
<td>MUX44H</td>
<td>quad 4 bit multiplexer</td>
<td>26</td>
<td>$3 t_g$</td>
</tr>
<tr>
<td>MUX54H</td>
<td>quad 5 bit multiplexer</td>
<td>35</td>
<td>$4 t_g$</td>
</tr>
</tbody>
</table>

Table D.8: Cost and delay of LSI library components